github.com/olofk.serv
1
0
Fork 0
mirror of https://github.com/olofk/serv.git synced 2026-01-14 23:45:04 +00:00
Code Issues Releases Wiki Activity
olofk.serv/firmware/firmware.map
Olof Kindgren e10c41be8d Initial commit
2018-10-23 23:45:41 +02:00

397 lines
21 KiB
Plaintext
Raw Blame History

Archive member included to satisfy reference by file (symbol)
/opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
firmware/multest.o (__mulsi3)
/opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
firmware/multest.o (__muldi3)
/opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
firmware/print.o (__udivsi3)
Discarded input sections
.debug_line 0x0000000000000000 0x93 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.debug_info 0x0000000000000000 0x26 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.debug_abbrev 0x0000000000000000 0x14 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.debug_aranges
0x0000000000000000 0x20 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.debug_str 0x0000000000000000 0x9d /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.debug_line 0x0000000000000000 0x129 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.debug_info 0x0000000000000000 0x26 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.debug_abbrev 0x0000000000000000 0x14 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.debug_aranges
0x0000000000000000 0x20 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.debug_str 0x0000000000000000 0x9d /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.debug_line 0x0000000000000000 0x169 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
.debug_info 0x0000000000000000 0x26 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
.debug_abbrev 0x0000000000000000 0x14 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
.debug_aranges
0x0000000000000000 0x20 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
.debug_str 0x0000000000000000 0x9a /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
Memory Configuration
Name Origin Length Attributes
mem 0x0000000000000000 0x000000000000c000
*default* 0x0000000000000000 0xffffffffffffffff
Linker script and memory map
.memory 0x0000000000000000 0xb080
0x0000000000000000 . = 0x0
start*(.text)
*(.text)
.text 0x0000000000000000 0x6f8 firmware/start.o
0x0000000000000468 lui_ret
0x0000000000000474 auipc_ret
0x0000000000000480 j_ret
0x000000000000048c jal_ret
0x0000000000000498 jalr_ret
0x00000000000004a4 beq_ret
0x00000000000004b0 bne_ret
0x00000000000004bc blt_ret
0x00000000000004c8 bge_ret
0x00000000000004d4 bltu_ret
0x00000000000004e0 bgeu_ret
0x00000000000004ec lb_ret
0x00000000000004f8 lh_ret
0x0000000000000504 lw_ret
0x0000000000000510 lbu_ret
0x000000000000051c lhu_ret
0x0000000000000528 sb_ret
0x0000000000000534 sh_ret
0x0000000000000540 sw_ret
0x000000000000054c addi_ret
0x0000000000000558 slti_ret
0x0000000000000564 xori_ret
0x0000000000000570 ori_ret
0x000000000000057c andi_ret
0x0000000000000588 slli_ret
0x0000000000000594 srli_ret
0x00000000000005a0 srai_ret
0x00000000000005ac add_ret
0x00000000000005b8 sub_ret
0x00000000000005c4 sll_ret
0x00000000000005d0 slt_ret
0x00000000000005dc xor_ret
0x00000000000005e8 srl_ret
0x00000000000005f4 sra_ret
0x0000000000000600 or_ret
0x000000000000060c and_ret
0x0000000000000618 mulh_ret
0x0000000000000624 mulhsu_ret
0x0000000000000630 mulhu_ret
0x000000000000063c mul_ret
0x0000000000000648 div_ret
0x0000000000000654 divu_ret
0x0000000000000660 rem_ret
0x000000000000066c remu_ret
0x0000000000000678 simple_ret
0x00000000000006d4 hard_mul
0x00000000000006dc hard_mulh
0x00000000000006e4 hard_mulhsu
0x00000000000006ec hard_mulhu
.text 0x00000000000006f8 0x3d8 firmware/irq.o
0x00000000000006f8 irq
.text 0x0000000000000ad0 0xe0 firmware/print.o
0x0000000000000ad0 print_chr
0x0000000000000adc print_str
0x0000000000000af8 print_dec
0x0000000000000b78 print_hex
.text 0x0000000000000bb0 0x280 firmware/sieve.o
0x0000000000000c9c sieve
.text 0x0000000000000e30 0x2a8 firmware/multest.o
0x0000000000000e58 multest
.text 0x00000000000010d8 0x19c firmware/stats.o
0x00000000000011b0 stats
.text 0x0000000000001274 0x268 tests/xori.o
0x0000000000001274 xori
.text 0x00000000000014dc 0x544 tests/or.o
0x00000000000014dc or
.text 0x0000000000001a20 0x540 tests/xor.o
0x0000000000001a20 xor
.text 0x0000000000001f60 0x540 tests/sub.o
0x0000000000001f60 sub
.text 0x00000000000024a0 0x2cc tests/lb.o
0x00000000000024a0 lb
.text 0x000000000000276c 0x2ec tests/lh.o
0x000000000000276c lh
.text 0x0000000000002a58 0x63c tests/srl.o
0x0000000000002a58 srl
.text 0x0000000000003094 0x340 tests/blt.o
0x0000000000003094 blt
.text 0x00000000000033d4 0x538 tests/and.o
0x00000000000033d4 and
.text 0x000000000000390c 0x33c tests/srai.o
0x000000000000390c srai
.text 0x0000000000003c48 0x340 tests/beq.o
0x0000000000003c48 beq
.text 0x0000000000003f88 0x15c tests/rem.o
0x0000000000003f88 rem
.text 0x00000000000040e4 0x30c tests/addi.o
0x00000000000040e4 addi
.text 0x00000000000043f0 0x548 tests/mul.o
0x00000000000043f0 mul
.text 0x0000000000004938 0x164 tests/divu.o
0x0000000000004938 divu
.text 0x0000000000004a9c 0x504 tests/sw.o
0x0000000000004a9c sw
.text 0x0000000000004fa0 0x344 tests/bne.o
0x0000000000004fa0 bne
*fill* 0x00000000000052e4 0x4
.text 0x00000000000052e8 0xcc tests/auipc.o
0x00000000000052e8 auipc
.text 0x00000000000053b4 0x184 tests/jalr.o
0x00000000000053b4 jalr
.text 0x0000000000005538 0x3d8 tests/bgeu.o
0x0000000000005538 bgeu
.text 0x0000000000005910 0x30c tests/lw.o
0x0000000000005910 lw
.text 0x0000000000005c1c 0x54c tests/mulhu.o
0x0000000000005c1c mulhu
.text 0x0000000000006168 0x2f8 tests/slti.o
0x0000000000006168 slti
.text 0x0000000000006460 0x548 tests/slt.o
0x0000000000006460 slt
.text 0x00000000000069a8 0x2cc tests/lbu.o
0x00000000000069a8 lbu
.text 0x0000000000006c74 0x300 tests/lhu.o
0x0000000000006c74 lhu
.text 0x0000000000006f74 0x4f8 tests/sh.o
0x0000000000006f74 sh
.text 0x000000000000746c 0xe0 tests/lui.o
0x000000000000746c lui
.text 0x000000000000754c 0x378 tests/bltu.o
0x000000000000754c bltu
.text 0x00000000000078c4 0x5ec tests/sll.o
0x00000000000078c4 sll
.text 0x0000000000007eb0 0x54 tests/simple.o
0x0000000000007eb0 simple
.text 0x0000000000007f04 0x308 tests/slli.o
0x0000000000007f04 slli
.text 0x000000000000820c 0x160 tests/remu.o
0x000000000000820c remu
.text 0x000000000000836c 0x25c tests/ori.o
0x000000000000836c ori
.text 0x00000000000085c8 0x474 tests/sb.o
0x00000000000085c8 sb
.text 0x0000000000008a3c 0xd8 tests/jal.o
0x0000000000008a3c jal
.text 0x0000000000008b14 0x560 tests/add.o
0x0000000000008b14 add
.text 0x0000000000009074 0xbc tests/j.o
0x0000000000009074 j
.text 0x0000000000009130 0x244 tests/andi.o
0x0000000000009130 andi
.text 0x0000000000009374 0x61c tests/sra.o
0x0000000000009374 sra
.text 0x0000000000009990 0x3a0 tests/bge.o
0x0000000000009990 bge
.text 0x0000000000009d30 0x15c tests/div.o
0x0000000000009d30 div
.text 0x0000000000009e8c 0x54c tests/mulh.o
0x0000000000009e8c mulh
.text 0x000000000000a3d8 0x54c tests/mulhsu.o
0x000000000000a3d8 mulhsu
.text 0x000000000000a924 0x338 tests/srli.o
0x000000000000a924 srli
.text 0x000000000000ac5c 0x24 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
0x000000000000ac5c __mulsi3
.text 0x000000000000ac80 0x88 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
0x000000000000ac80 __muldi3
.text 0x000000000000ad08 0xb4 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
0x000000000000ad08 __divsi3
0x000000000000ad10 __udivsi3
0x000000000000ad58 __umodsi3
0x000000000000ad8c __modsi3
*(*)
.data 0x000000000000adbc 0x0 firmware/start.o
.bss 0x000000000000adbc 0x0 firmware/start.o
.rela.text 0x000000000000adbc 0x0 firmware/start.o
.data 0x000000000000adbc 0x0 firmware/irq.o
.bss 0x000000000000adbc 0x0 firmware/irq.o
.rodata.str1.4
0x000000000000adbc 0x167 firmware/irq.o
0x16b (size before relaxing)
*fill* 0x000000000000af23 0x1
.sbss 0x000000000000af24 0xc firmware/irq.o
.comment 0x000000000000af30 0x11 firmware/irq.o
0x12 (size before relaxing)
.data 0x000000000000af41 0x0 firmware/print.o
.bss 0x000000000000af41 0x0 firmware/print.o
*fill* 0x000000000000af41 0x3
.rodata.str1.4
0x000000000000af44 0x11 firmware/print.o
.comment 0x000000000000af55 0x12 firmware/print.o
.data 0x000000000000af55 0x0 firmware/sieve.o
.bss 0x000000000000af55 0x0 firmware/sieve.o
*fill* 0x000000000000af55 0x3
.rodata.str1.4
0x000000000000af58 0x40 firmware/sieve.o
.sbss 0x000000000000af98 0xc firmware/sieve.o
.comment 0x000000000000afa4 0x12 firmware/sieve.o
.data 0x000000000000afa4 0x0 firmware/multest.o
.bss 0x000000000000afa4 0x0 firmware/multest.o
.rodata.str1.4
0x000000000000afa4 0x2c firmware/multest.o
0x31 (size before relaxing)
.sdata 0x000000000000afd0 0x4 firmware/multest.o
.comment 0x000000000000afd4 0x12 firmware/multest.o
.data 0x000000000000afd4 0x0 firmware/stats.o
.bss 0x000000000000afd4 0x0 firmware/stats.o
.rodata.str1.4
0x000000000000afd4 0x3c firmware/stats.o
0x3e (size before relaxing)
.comment 0x000000000000b010 0x12 firmware/stats.o
.data 0x000000000000b010 0x0 tests/xori.o
.bss 0x000000000000b010 0x0 tests/xori.o
.data 0x000000000000b010 0x0 tests/or.o
.bss 0x000000000000b010 0x0 tests/or.o
.data 0x000000000000b010 0x0 tests/xor.o
.bss 0x000000000000b010 0x0 tests/xor.o
.data 0x000000000000b010 0x0 tests/sub.o
.bss 0x000000000000b010 0x0 tests/sub.o
.data 0x000000000000b010 0x4 tests/lb.o
.bss 0x000000000000b014 0x0 tests/lb.o
.data 0x000000000000b014 0x8 tests/lh.o
.bss 0x000000000000b01c 0x0 tests/lh.o
.data 0x000000000000b01c 0x0 tests/srl.o
.bss 0x000000000000b01c 0x0 tests/srl.o
.data 0x000000000000b01c 0x0 tests/blt.o
.bss 0x000000000000b01c 0x0 tests/blt.o
.data 0x000000000000b01c 0x0 tests/and.o
.bss 0x000000000000b01c 0x0 tests/and.o
.data 0x000000000000b01c 0x0 tests/srai.o
.bss 0x000000000000b01c 0x0 tests/srai.o
.data 0x000000000000b01c 0x0 tests/beq.o
.bss 0x000000000000b01c 0x0 tests/beq.o
.data 0x000000000000b01c 0x0 tests/rem.o
.bss 0x000000000000b01c 0x0 tests/rem.o
.data 0x000000000000b01c 0x0 tests/addi.o
.bss 0x000000000000b01c 0x0 tests/addi.o
.data 0x000000000000b01c 0x0 tests/mul.o
.bss 0x000000000000b01c 0x0 tests/mul.o
.data 0x000000000000b01c 0x0 tests/divu.o
.bss 0x000000000000b01c 0x0 tests/divu.o
.data 0x000000000000b01c 0x28 tests/sw.o
.bss 0x000000000000b044 0x0 tests/sw.o
.data 0x000000000000b044 0x0 tests/bne.o
.bss 0x000000000000b044 0x0 tests/bne.o
.data 0x000000000000b044 0x0 tests/auipc.o
.bss 0x000000000000b044 0x0 tests/auipc.o
.data 0x000000000000b044 0x0 tests/jalr.o
.bss 0x000000000000b044 0x0 tests/jalr.o
.data 0x000000000000b044 0x0 tests/bgeu.o
.bss 0x000000000000b044 0x0 tests/bgeu.o
.data 0x000000000000b044 0x10 tests/lw.o
.bss 0x000000000000b054 0x0 tests/lw.o
.data 0x000000000000b054 0x0 tests/mulhu.o
.bss 0x000000000000b054 0x0 tests/mulhu.o
.data 0x000000000000b054 0x0 tests/slti.o
.bss 0x000000000000b054 0x0 tests/slti.o
.data 0x000000000000b054 0x0 tests/slt.o
.bss 0x000000000000b054 0x0 tests/slt.o
.data 0x000000000000b054 0x4 tests/lbu.o
.bss 0x000000000000b058 0x0 tests/lbu.o
.data 0x000000000000b058 0x8 tests/lhu.o
.bss 0x000000000000b060 0x0 tests/lhu.o
.data 0x000000000000b060 0x14 tests/sh.o
.bss 0x000000000000b074 0x0 tests/sh.o
.data 0x000000000000b074 0x0 tests/lui.o
.bss 0x000000000000b074 0x0 tests/lui.o
.data 0x000000000000b074 0x0 tests/bltu.o
.bss 0x000000000000b074 0x0 tests/bltu.o
.data 0x000000000000b074 0x0 tests/sll.o
.bss 0x000000000000b074 0x0 tests/sll.o
.data 0x000000000000b074 0x0 tests/simple.o
.bss 0x000000000000b074 0x0 tests/simple.o
.data 0x000000000000b074 0x0 tests/slli.o
.bss 0x000000000000b074 0x0 tests/slli.o
.data 0x000000000000b074 0x0 tests/remu.o
.bss 0x000000000000b074 0x0 tests/remu.o
.data 0x000000000000b074 0x0 tests/ori.o
.bss 0x000000000000b074 0x0 tests/ori.o
.data 0x000000000000b074 0xa tests/sb.o
.bss 0x000000000000b07e 0x0 tests/sb.o
*fill* 0x000000000000b07e 0x2
.data 0x000000000000b080 0x0 tests/jal.o
.bss 0x000000000000b080 0x0 tests/jal.o
.data 0x000000000000b080 0x0 tests/add.o
.bss 0x000000000000b080 0x0 tests/add.o
.data 0x000000000000b080 0x0 tests/j.o
.bss 0x000000000000b080 0x0 tests/j.o
.data 0x000000000000b080 0x0 tests/andi.o
.bss 0x000000000000b080 0x0 tests/andi.o
.data 0x000000000000b080 0x0 tests/sra.o
.bss 0x000000000000b080 0x0 tests/sra.o
.data 0x000000000000b080 0x0 tests/bge.o
.bss 0x000000000000b080 0x0 tests/bge.o
.data 0x000000000000b080 0x0 tests/div.o
.bss 0x000000000000b080 0x0 tests/div.o
.data 0x000000000000b080 0x0 tests/mulh.o
.bss 0x000000000000b080 0x0 tests/mulh.o
.data 0x000000000000b080 0x0 tests/mulhsu.o
.bss 0x000000000000b080 0x0 tests/mulhsu.o
.data 0x000000000000b080 0x0 tests/srli.o
.bss 0x000000000000b080 0x0 tests/srli.o
.data 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.bss 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(muldi3.o)
.data 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.bss 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(multi3.o)
.data 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
.bss 0x000000000000b080 0x0 /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a(div.o)
0x000000000000b080 end = .
LOAD firmware/start.o
LOAD firmware/irq.o
LOAD firmware/print.o
LOAD firmware/sieve.o
LOAD firmware/multest.o
LOAD firmware/stats.o
LOAD tests/xori.o
LOAD tests/or.o
LOAD tests/xor.o
LOAD tests/sub.o
LOAD tests/lb.o
LOAD tests/lh.o
LOAD tests/srl.o
LOAD tests/blt.o
LOAD tests/and.o
LOAD tests/srai.o
LOAD tests/beq.o
LOAD tests/rem.o
LOAD tests/addi.o
LOAD tests/mul.o
LOAD tests/divu.o
LOAD tests/sw.o
LOAD tests/bne.o
LOAD tests/auipc.o
LOAD tests/jalr.o
LOAD tests/bgeu.o
LOAD tests/lw.o
LOAD tests/mulhu.o
LOAD tests/slti.o
LOAD tests/slt.o
LOAD tests/lbu.o
LOAD tests/lhu.o
LOAD tests/sh.o
LOAD tests/lui.o
LOAD tests/bltu.o
LOAD tests/sll.o
LOAD tests/simple.o
LOAD tests/slli.o
LOAD tests/remu.o
LOAD tests/ori.o
LOAD tests/sb.o
LOAD tests/jal.o
LOAD tests/add.o
LOAD tests/j.o
LOAD tests/andi.o
LOAD tests/sra.o
LOAD tests/bge.o
LOAD tests/div.o
LOAD tests/mulh.o
LOAD tests/mulhsu.o
LOAD tests/srli.o
LOAD /opt/riscv32i/lib/gcc/riscv32-unknown-elf/7.2.0/libgcc.a
OUTPUT(firmware/firmware.elf elf32-littleriscv)
Reference in New Issue View Git Blame Copy Permalink