github.com/open-simh.simh
1
0
Fork 0
mirror of https://github.com/open-simh/simh.git synced 2026-04-29 21:27:07 +00:00
Code Issues Projects Releases Wiki Activity

Fixed bug disabling TTI interrupts on VAX 11/780, VAX 11/750, VAX 11/730 reported by Mike Burke

Browse Source
This commit is contained in:
Mark Pizzolato
2012-12-31 10:44:38 -08:00
parent ba0f331fa5
commit 43b1c04ae4
3 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
VAX/vax730_stddev.c
View File

@@ -597,7 +597,7 @@ return (tti_csr & RXCS_RD);
void rxcs_wr (int32 data) void rxcs_wr (int32 data)
{ {
if ((data & CSR_IE) == 0) if ((data & CSR_IE) == 0)
tto_int = 0; tti_int = 0;
else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE) else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE)
tti_int = 1; tti_int = 1;
tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR); tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR);

2
VAX/vax750_stddev.c
View File

@@ -594,7 +594,7 @@ return (tti_csr & RXCS_RD);
void rxcs_wr (int32 data) void rxcs_wr (int32 data)
{ {
if ((data & CSR_IE) == 0) if ((data & CSR_IE) == 0)
tto_int = 0; tti_int = 0;
else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE) else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE)
tti_int = 1; tti_int = 1;
tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR); tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR);

2
VAX/vax780_stddev.c
View File

@@ -416,7 +416,7 @@ return (tti_csr & RXCS_RD);
void rxcs_wr (int32 data) void rxcs_wr (int32 data)
{ {
if ((data & CSR_IE) == 0) if ((data & CSR_IE) == 0)
tto_int = 0; tti_int = 0;
else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE) else if ((tti_csr & (CSR_DONE + CSR_IE)) == CSR_DONE)
tti_int = 1; tti_int = 1;
tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR); tti_csr = (tti_csr & ~RXCS_WR) | (data & RXCS_WR);