github.com/open-simh.simtools
1
0
Fork 0
mirror of https://github.com/open-simh/simtools.git synced 2026-02-22 15:27:12 +00:00
Code Issues Projects Releases Wiki Activity

Fix operand check for XOR which is shared with JSR.

Browse Source 
Fixes issue #1.
This commit is contained in:
Olaf Seibert
2016-07-11 22:10:15 +02:00
parent a685d341c5
commit b8a955792c
3 changed files with 96 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
assemble.c
View File

@@ -1468,7 +1468,7 @@ static int assemble(
return 1;
case OC_JSR:
/* First op is register, second is gen. */ {
/* For JSR and XOR, first op is register, second is gen. */ {
ADDR_MODE mode;
EX_TREE *value;
unsigned reg;
@@ -1496,7 +1496,7 @@ static int assemble(
return 0;
}
if ((mode.type & 070) == 0) {
if (op->value == I_JSR && (mode.type & 070) == 0) {
report(stack->top, "JSR Rn,Rm is illegal\n");
/* But encode it anyway... */
}