github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-04-30 21:40:14 +00:00
Code Releases Activity

KA10: Fix RH10/20 to allow access to registers during transfer.

Browse Source
This commit is contained in:
Richard Cornwell
2023-11-30 21:11:59 -05:00
parent de0febb8b6
commit 0066fcdae7
1 changed files with 0 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
PDP10/kx10_rh.c
View File

@@ -522,10 +522,6 @@ t_stat rh_devio(uint32 dev, uint64 *data) {
case DATAI: case DATAI:
*data = 0; *data = 0;
if (rhc->status & BUSY && rhc->reg != 04) {
rhc->status |= CC_CHAN_ACT;
return SCPE_OK;
}
if (rhc->reg < 040) { if (rhc->reg < 040) {
int parity; int parity;
if (rhc->dev_read(dptr, rhc, rhc->reg, &drdat)) if (rhc->dev_read(dptr, rhc, rhc->reg, &drdat))
@@ -668,10 +664,6 @@ t_stat rh_devio(uint32 dev, uint64 *data) {
case DATAI: case DATAI:
*data = 0; *data = 0;
if (rhc->status & BUSY && rhc->reg != 04) {
rhc->status |= CC_CHAN_ACT;
return SCPE_OK;
}
if (rhc->reg == 040) { if (rhc->reg == 040) {
if (rhc->dev_read(dptr, rhc, 0, &drdat)) if (rhc->dev_read(dptr, rhc, 0, &drdat))
rhc->status |= CR_DRE; rhc->status |= CR_DRE;