github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-05-04 23:16:48 +00:00
Code Releases Activity

SEL32: Add CSW (console switches) and BOOTR (boot regs) variables.

Browse Source 
SEL32: Fix sel32_clk.c coding error in interval timer code.
SEL32: Update to latest makecode.c utility and add makefile.
SEL32: Update diag.ini file to show how to set boot regs and CSW values.
This commit is contained in:
AZBevier
2019-09-01 16:37:26 -07:00
parent 8a697b911c
commit b6523197ef
5 changed files with 188 additions and 135 deletions
Download Patch File Download Diff File Expand all files Collapse all files

35
SEL32/tests/diag.ini
View File

@@ -1,9 +1,10 @@
set debug -n sel.log
;set CPU 32/27 4M
set CPU 32/67 4M
;set CPU 32/87 4M
;set CPU 32/97 4M
;set CPU V6 4M
;set CPU V9 4M
;set CPU 32/27 2M
;set debug stderr
;set mta debug=cmd;detail;exp;data
;set mta debug=inst;cmd;detail;exp
@@ -18,22 +19,22 @@ set CPU 32/67 4M
;set dma debug=cmd;exp;detail;data
;set dma debug=cmd;exp;detail;data
;
set coml0 enable
set coml1 enable
set coml2 enable
set coml3 enable
set coml4 enable
set coml5 enable
set coml6 enable
set coml7 enable
;set coml0 enable
;set coml1 enable
;set coml2 enable
;set coml3 enable
;set coml4 enable
;set coml5 enable
;set coml6 enable
;set coml7 enable
;
set comc enable
at comc 4747
;set comc enable
;at comc 4747
;
;set con debug=CMD
;
set lpr enable
at lpr lprout
;set lpr enable
;at lpr lprout
;
;at mta0 mpxsdt4.tap
;at mta0 mpxsdt5.tap
@@ -42,8 +43,12 @@ at lpr lprout
;
;at mta0 sim32sdt.tap
at mta0 diag.tap
at mta1 temptape.tap
at mta2 output.tap
;at mta1 temptape.tap
;at mta2 output.tap
;at dma0 diagdisk
;bo dma0
deposit CSW 0
;deposit bootr[0] ffffffff
deposit bootr[1] 0
deposit bootr[2] 0
bo mta0