1
0
mirror of synced 2026-01-26 19:52:00 +00:00
Files
rdolbeau.SBusFPGA/Pictures/README.md
2021-10-09 10:44:40 +02:00

133 B

Some picture of the V1.0 and V1.2 boards

This is V1.2: Picture of the V1.2 board with cables