1
0
mirror of https://github.com/simh/simh.git synced 2026-01-30 05:25:16 +00:00

Compiler suggested cleanups

This commit is contained in:
Mark Pizzolato
2013-03-13 22:28:14 -07:00
parent 9bd8305943
commit 28f645aeab
9 changed files with 44 additions and 28 deletions

View File

@@ -2311,7 +2311,9 @@ t_stat dmc_wr(int32 data, int32 PA, int32 access)
if (access == WRITE)
{
if (PA & 1)
{
sim_debug(DBG_WRN, controller->device, "dmc_wr(), Unexpected non-16-bit write access to SEL%d\n", reg);
}
dmc_setreg(controller, PA, data, 1);
}
else

View File

@@ -1076,7 +1076,8 @@ switch (j) { /* case on class */
for (cptr = get_glyph (cptr, gbuf, 0); gbuf[0] != 0;
cptr = get_glyph (cptr, gbuf, 0)) {
for (i = 0; (opcode[i] != NULL) &&
(strcmp (opcode[i], gbuf) != 0) ; i++) ;
(strcmp (opcode[i], gbuf) != 0) ; i++)
;
if ((((opc_val[i] >> I_V_CL) & I_M_CL) != j) ||
(opcode[i] == NULL))
return SCPE_ARG;

View File

@@ -2645,11 +2645,12 @@ t_stat xq_svc(UNIT* uptr)
}
/* resubmit service timer */
if ((xq->var->must_poll) || (xq->var->poll && (xq->var->mode != XQ_T_DELQA_PLUS)))
if ((xq->var->must_poll) || (xq->var->poll && (xq->var->mode != XQ_T_DELQA_PLUS))) {
if (sim_idle_enab)
sim_clock_coschedule(uptr, tmxr_poll);
else
sim_activate(uptr, (tmr_poll*clk_tps)/xq->var->poll);
}
return SCPE_OK;
}