mirror of
https://github.com/simh/simh.git
synced 2026-01-25 11:46:37 +00:00
Notes For V2.10-2
1. New Features in 2.10-2
The build procedures have changed. There is only one UNIX makefile.
To compile without Ethernet support, simply type
gmake {target|all}
To compile with Ethernet support, type
gmake USE_NETWORK=1 {target|all}
The Mingw batch files require Mingw release 2 and invoke the Unix
makefile. There are still separate batch files for compilation
with or without Ethernet support.
1.1 SCP and Libraries
- The EVAL command will evaluate a symbolic type-in and display
it in numeric form.
- The ! command (with no arguments) will launch the host operating
system command shell. The ! command (with an argument) executes
the argument as a host operating system command. (Code from
Mark Pizzolato)
- Telnet sessions now recognize BREAK. How a BREAK is transmitted
dependent on the particular Telnet client. (Code from Mark
Pizzolato)
- The sockets library includes code for active connections as
well as listening connections.
- The RESTORE command will restore saved memory size, if the
simulator supports dynamic memory resizing.
1.2 PDP-1
- The PDP-1 supports the Type 24 serial drum (based on recently
discovered documents).
1.3 18b PDP's
- The PDP-4 supports the Type 24 serial drum (based on recently
discovered documents).
1.4 PDP-11
- The PDP-11 implements a stub DEUNA/DELUA (XU). The real XU
module will be included in a later release.
1.5 PDP-10
- The PDP-10 implements a stub DEUNA/DELUA (XU). The real XU
module will be included in a later release.
1.6 HP 2100
- The IOP microinstruction set is supported for the 21MX as well
as the 2100.
- The HP2100 supports the Access Interprocessor Link (IPL).
1.7 VAX
- If the VAX console is attached to a Telnet session, BREAK is
interpreted as console halt.
- The SET/SHOW HISTORY commands enable and display a history of
the most recently executed instructions. (Code from Mark
Pizzolato)
1.8 Terminals Multiplexors
- BREAK detection was added to the HP, DEC, and Interdata terminal
multiplexors.
1.9 Interdata 16b and 32b
- First release. UNIX is not yet working.
1.10 SDS 940
- First release.
2. Bugs Fixed in 2.10-2
- PDP-11 console must default to 7b for early UNIX compatibility.
- PDP-11/VAX TMSCP emulator was using the wrong packet length for
read/write end packets.
- Telnet IAC+IAC processing was fixed, both for input and output
(found by Mark Pizzolato).
- PDP-11/VAX Ethernet setting flag bits wrong for chained
descriptors (found by Mark Pizzolato).
3. New Features in 2.10 vs prior releases
3.1 SCP and Libraries
- The VT emulation package has been replaced by the capability
to remote the console to a Telnet session. Telnet clients
typically have more complete and robust VT100 emulation.
- Simulated devices may now have statically allocated buffers,
in addition to dynamically allocated buffers or disk-based
data stores.
- The DO command now takes substitutable arguments (max 9).
In command files, %n represents substitutable argument n.
- The initial command line is now interpreted as the command
name and substitutable arguments for a DO command. This is
backward compatible to prior versions.
- The initial command line parses switches. -Q is interpreted
as quiet mode; informational messages are suppressed.
- The HELP command now takes an optional argument. HELP <cmd>
types help on the specified command.
- Hooks have been added for implementing GUI-based consoles,
as well as simulator-specific command extensions. A few
internal data structures and definitions have changed.
- Two new routines (tmxr_open_master, tmxr_close_master) have
been added to sim_tmxr.c. The calling sequence for
sim_accept_conn has been changed in sim_sock.c.
- The calling sequence for the VM boot routine has been modified
to add an additional parameter.
- SAVE now saves, and GET now restores, controller and unit flags.
- Library sim_ether.c has been added for Ethernet support.
3.2 VAX
- Non-volatile RAM (NVR) can behave either like a memory or like
a disk-based peripheral. If unattached, it behaves like memory
and is saved and restored by SAVE and RESTORE, respectively.
If attached, its contents are loaded from disk by ATTACH and
written back to disk at DETACH and EXIT.
- SHOW <device> VECTOR displays the device's interrupt vector.
A few devices allow the vector to be changed with SET
<device> VECTOR=nnn.
- SHOW CPU IOSPACE displays the I/O space address map.
- The TK50 (TMSCP tape) has been added.
- The DEQNA/DELQA (Qbus Ethernet controllers) have been added.
- Autoconfiguration support has been added.
- The paper tape reader has been removed from vax_stddev.c and
now references a common implementation file, dec_pt.h.
- Examine and deposit switches now work on all devices, not just
the CPU.
- Device address conflicts are not detected until simulation starts.
3.3 PDP-11
- SHOW <device> VECTOR displays the device's interrupt vector.
Most devices allow the vector to be changed with SET
<device> VECTOR=nnn.
- SHOW CPU IOSPACE displays the I/O space address map.
- The TK50 (TMSCP tape), RK611/RK06/RK07 (cartridge disk),
RX211 (double density floppy), and KW11P programmable clock
have been added.
- The DEQNA/DELQA (Qbus Ethernet controllers) have been added.
- Autoconfiguration support has been added.
- The paper tape reader has been removed from pdp11_stddev.c and
now references a common implementation file, dec_pt.h.
- Device bootstraps now use the actual CSR specified by the
SET ADDRESS command, rather than just the default CSR. Note
that PDP-11 operating systems may NOT support booting with
non-standard addresses.
- Specifying more than 256KB of memory, or changing the bus
configuration, causes all peripherals that are not compatible
with the current bus configuration to be disabled.
- Device address conflicts are not detected until simulation starts.
3.4 PDP-10
- SHOW <device> VECTOR displays the device's interrupt vector.
A few devices allow the vector to be changed with SET
<device> VECTOR=nnn.
- SHOW CPU IOSPACE displays the I/O space address map.
- The RX211 (double density floppy) has been added; it is off
by default.
- The paper tape now references a common implementation file,
dec_pt.h.
- Device address conflicts are not detected until simulation starts.
3.5 PDP-1
- DECtape (then known as MicroTape) support has been added.
- The line printer and DECtape can be disabled and enabled.
3.6 PDP-8
- The RX28 (double density floppy) has been added as an option to
the existing RX8E controller.
- SHOW <device> DEVNO displays the device's device number. Most
devices allow the device number to be changed with SET <device>
DEVNO=nnn.
- Device number conflicts are not detected until simulation starts.
3.7 IBM 1620
- The IBM 1620 simulator has been released.
3.8 AltairZ80
- A hard drive has been added for increased storage.
- Several bugs have been fixed.
3.9 HP 2100
- The 12845A has been added and made the default line printer (LPT).
The 12653A has been renamed LPS and is off by default. It also
supports the diagnostic functions needed to run the DCPC and DMS
diagnostics.
- The 12557A/13210A disk defaults to the 13210A (7900/7901).
- The 12559A magtape is off by default.
- New CPU options (EAU/NOEAU) enable/disable the extended arithmetic
instructions for the 2116. These instructions are standard on
the 2100 and 21MX.
- New CPU options (MPR/NOMPR) enable/disable memory protect for the
2100 and 21MX.
- New CPU options (DMS/NODMS) enable/disable the dynamic mapping
instructions for the 21MX.
- The 12539 timebase generator autocalibrates.
3.10 Simulated Magtapes
- Simulated magtapes recognize end of file and the marker
0xFFFFFFFF as end of medium. Only the TMSCP tape simulator
can generate an end of medium marker.
- The error handling in simulated magtapes was overhauled to be
consistent through all simulators.
3.11 Simulated DECtapes
- Added support for RT11 image file format (256 x 16b) to DECtapes.
4. Bugs Fixed in 2.10 vs prior releases
- TS11/TSV05 was not simulating the XS0_MOT bit, causing failures
under VMS. In addition, two of the CTL options were coded
interchanged.
- IBM 1401 tape was not setting a word mark under group mark for
load mode reads. This caused the diagnostics to crash.
- SCP bugs in ssh_break and set_logon were fixed (found by Dave
Hittner).
- Numerous bugs in the HP 2100 extended arithmetic, floating point,
21MX, DMS, and IOP instructions were fixed. Bugs were also fixed
in the memory protect and DMS functions. The moving head disks
(DP, DQ) were revised to simulate the hardware more accurately.
Missing functions in DQ (address skip, read address) were added.
- PDP-10 tape wouldn't boot, and then wouldn't read (reported by
Michael Thompson and Harris Newman, respectively)
- PDP-1 typewriter is half duplex, with only one shift state for
both input and output (found by Derek Peschel)
5. General Notes
WARNING: V2.10 has reorganized and renamed some of the definition
files for the PDP-10, PDP-11, and VAX. Be sure to delete all
previous source files before you unpack the Zip archive, or
unpack it into a new directory structure.
WARNING: V2.10 has a new, more comprehensive save file format.
Restoring save files from previous releases will cause 'invalid
register' errors and loss of CPU option flags, device enable/
disable flags, unit online/offline flags, and unit writelock
flags.
WARNING: If you are using Visual Studio .NET through the IDE,
be sure to turn off the /Wp64 flag in the project settings, or
dozens of spurious errors will be generated.
WARNING: Compiling Ethernet support under Windows requires
extra steps; see the Ethernet readme file. Ethernet support is
currently available only for Windows, Linux, NetBSD, and OpenBSD.
This commit is contained in:
Bob Supnik
committed by
Mark Pizzolato
Mark Pizzolato
parent
4ea745b3ad
commit
2bcd1e7c4c
254
PDP1/pdp1_cpu.c
254
PDP1/pdp1_cpu.c
@@ -25,6 +25,7 @@
|
||||
|
||||
cpu PDP-1 central processor
|
||||
|
||||
05-Dec-02 RMS Added drum support
|
||||
06-Oct-02 RMS Revised for V2.10
|
||||
20-Aug-02 RMS Added DECtape support
|
||||
30-Dec-01 RMS Added old PC queue
|
||||
@@ -262,6 +263,7 @@ extern int32 tti (int32 inst, int32 dev, int32 IO);
|
||||
extern int32 tto (int32 inst, int32 dev, int32 IO);
|
||||
extern int32 lpt (int32 inst, int32 dev, int32 IO);
|
||||
extern int32 dt (int32 inst, int32 dev, int32 IO);
|
||||
extern int32 drm (int32 inst, int32 dev, int32 IO);
|
||||
|
||||
int32 sc_map[512] = {
|
||||
0, 1, 1, 2, 1, 2, 2, 3, 1, 2, 2, 3, 2, 3, 3, 4, /* 00000xxxx */
|
||||
@@ -413,14 +415,15 @@ op = ((IR >> 13) & 037); /* get opcode */
|
||||
if ((op < 032) && (op != 007)) { /* mem ref instr */
|
||||
MA = (MA & EPCMASK) | (IR & DAMASK); /* direct address */
|
||||
if (IR & IA) { /* indirect addr? */
|
||||
if (extm) MA = M[MA] & AMASK; /* if ext, one level */
|
||||
else { for (i = 0; i < ind_max; i++) { /* count indirects */
|
||||
t = M[MA]; /* get indirect word */
|
||||
MA = (MA & EPCMASK) | (t & DAMASK);
|
||||
if ((t & IA) == 0) break; }
|
||||
if (i >= ind_max) { /* indirect loop? */
|
||||
reason = STOP_IND;
|
||||
break; } } } }
|
||||
if (extm) MA = M[MA] & AMASK; /* if ext, one level */
|
||||
else { /* multi-level */
|
||||
for (i = 0; i < ind_max; i++) { /* count indirects */
|
||||
t = M[MA]; /* get indirect word */
|
||||
MA = (MA & EPCMASK) | (t & DAMASK);
|
||||
if ((t & IA) == 0) break; }
|
||||
if (i >= ind_max) { /* indirect loop? */
|
||||
reason = STOP_IND;
|
||||
break; } } } }
|
||||
|
||||
switch (op) { /* decode IR<0:4> */
|
||||
|
||||
@@ -437,8 +440,8 @@ case 003: /* XOR */
|
||||
break;
|
||||
case 004: /* XCT */
|
||||
if (xct_count >= xct_max) { /* too many XCT's? */
|
||||
reason = STOP_XCT;
|
||||
break; }
|
||||
reason = STOP_XCT;
|
||||
break; }
|
||||
xct_count = xct_count + 1; /* count XCT's */
|
||||
IR = M[MA]; /* get instruction */
|
||||
goto xct_instr; /* go execute */
|
||||
@@ -540,50 +543,52 @@ case 034: /* LAW */
|
||||
|
||||
case 026: /* MUL */
|
||||
if (cpu_unit.flags & UNIT_MDV) { /* hardware? */
|
||||
sign = AC ^ M[MA]; /* result sign */
|
||||
IO = ABS (AC); /* IO = |AC| */
|
||||
v = ABS (M[MA]); /* v = |mpy| */
|
||||
for (i = AC = 0; i < 17; i++) {
|
||||
if (IO & 1) AC = AC + v;
|
||||
IO = (IO >> 1) | ((AC & 1) << 17);
|
||||
AC = AC >> 1; }
|
||||
if ((sign & 0400000) && (AC | IO)) { /* negative, > 0? */
|
||||
AC = AC ^ 0777777;
|
||||
IO = IO ^ 0777777; } }
|
||||
else { if (IO & 1) AC = AC + M[MA]; /* multiply step */
|
||||
if (AC > 0777777) AC = (AC + 1) & 0777777;
|
||||
if (AC == 0777777) AC = 0;
|
||||
sign = AC ^ M[MA]; /* result sign */
|
||||
IO = ABS (AC); /* IO = |AC| */
|
||||
v = ABS (M[MA]); /* v = |mpy| */
|
||||
for (i = AC = 0; i < 17; i++) {
|
||||
if (IO & 1) AC = AC + v;
|
||||
IO = (IO >> 1) | ((AC & 1) << 17);
|
||||
AC = AC >> 1; }
|
||||
if ((sign & 0400000) && (AC | IO)) { /* negative, > 0? */
|
||||
AC = AC ^ 0777777;
|
||||
IO = IO ^ 0777777; } }
|
||||
else { /* multiply step */
|
||||
if (IO & 1) AC = AC + M[MA];
|
||||
if (AC > 0777777) AC = (AC + 1) & 0777777;
|
||||
if (AC == 0777777) AC = 0;
|
||||
IO = (IO >> 1) | ((AC & 1) << 17);
|
||||
AC = AC >> 1; }
|
||||
break;
|
||||
|
||||
case 027: /* DIV */
|
||||
if (cpu_unit.flags & UNIT_MDV) { /* hardware */
|
||||
sign = AC ^ M[MA]; /* result sign */
|
||||
signd = AC; /* remainder sign */
|
||||
if (AC & 0400000) {
|
||||
AC = AC ^ 0777777; /* AC'IO = |AC'IO| */
|
||||
IO = IO ^ 0777777; }
|
||||
v = ABS (M[MA]); /* v = |divr| */
|
||||
if (AC >= v) break; /* overflow? */
|
||||
for (i = t = 0; i < 18; i++) {
|
||||
if (t) AC = (AC + v) & 0777777;
|
||||
else AC = (AC - v) & 0777777;
|
||||
t = AC >> 17;
|
||||
if (i != 17) AC = ((AC << 1) | (IO >> 17)) & 0777777;
|
||||
IO = ((IO << 1) | (t ^ 1)) & 0777777; }
|
||||
if (t) AC = (AC + v) & 0777777; /* correct remainder */
|
||||
t = ((signd & 0400000) && AC)? AC ^ 0777777: AC;
|
||||
AC = ((sign & 0400000) && IO)? IO ^ 0777777: IO;
|
||||
IO = t;
|
||||
PC = INCR_ADDR (PC); } /* skip */
|
||||
else { t = AC >> 17; /* divide step */
|
||||
AC = ((AC << 1) | (IO >> 17)) & 0777777;
|
||||
IO = ((IO << 1) | (t ^ 1)) & 0777777;
|
||||
if (IO & 1) AC = AC + (M[MA] ^ 0777777);
|
||||
else AC = AC + M[MA] + 1;
|
||||
if (AC > 0777777) AC = (AC + 1) & 0777777;
|
||||
if (AC == 0777777) AC = 0; }
|
||||
sign = AC ^ M[MA]; /* result sign */
|
||||
signd = AC; /* remainder sign */
|
||||
if (AC & 0400000) {
|
||||
AC = AC ^ 0777777; /* AC'IO = |AC'IO| */
|
||||
IO = IO ^ 0777777; }
|
||||
v = ABS (M[MA]); /* v = |divr| */
|
||||
if (AC >= v) break; /* overflow? */
|
||||
for (i = t = 0; i < 18; i++) {
|
||||
if (t) AC = (AC + v) & 0777777;
|
||||
else AC = (AC - v) & 0777777;
|
||||
t = AC >> 17;
|
||||
if (i != 17) AC = ((AC << 1) | (IO >> 17)) & 0777777;
|
||||
IO = ((IO << 1) | (t ^ 1)) & 0777777; }
|
||||
if (t) AC = (AC + v) & 0777777; /* correct remainder */
|
||||
t = ((signd & 0400000) && AC)? AC ^ 0777777: AC;
|
||||
AC = ((sign & 0400000) && IO)? IO ^ 0777777: IO;
|
||||
IO = t;
|
||||
PC = INCR_ADDR (PC); } /* skip */
|
||||
else { /* divide step */
|
||||
t = AC >> 17;
|
||||
AC = ((AC << 1) | (IO >> 17)) & 0777777;
|
||||
IO = ((IO << 1) | (t ^ 1)) & 0777777;
|
||||
if (IO & 1) AC = AC + (M[MA] ^ 0777777);
|
||||
else AC = AC + M[MA] + 1;
|
||||
if (AC > 0777777) AC = (AC + 1) & 0777777;
|
||||
if (AC == 0777777) AC = 0; }
|
||||
break;
|
||||
|
||||
/* Skip and operate
|
||||
@@ -624,115 +629,120 @@ case 033:
|
||||
sc = sc_map[IR & 0777]; /* map shift count */
|
||||
switch ((IR >> 9) & 017) { /* case on IR<5:8> */
|
||||
case 001: /* RAL */
|
||||
AC = ((AC << sc) | (AC >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
AC = ((AC << sc) | (AC >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 002: /* RIL */
|
||||
IO = ((IO << sc) | (IO >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
IO = ((IO << sc) | (IO >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 003: /* RCL */
|
||||
t = AC;
|
||||
AC = ((AC << sc) | (IO >> (18 - sc))) & 0777777;
|
||||
IO = ((IO << sc) | (t >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = AC;
|
||||
AC = ((AC << sc) | (IO >> (18 - sc))) & 0777777;
|
||||
IO = ((IO << sc) | (t >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 005: /* SAL */
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = (AC & 0400000) | ((AC << sc) & 0377777) |
|
||||
(t >> (18 - sc));
|
||||
break;
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = (AC & 0400000) | ((AC << sc) & 0377777) |
|
||||
(t >> (18 - sc));
|
||||
break;
|
||||
case 006: /* SIL */
|
||||
t = (IO & 0400000)? 0777777: 0;
|
||||
IO = (IO & 0400000) | ((IO << sc) & 0377777) |
|
||||
(t >> (18 - sc));
|
||||
break;
|
||||
t = (IO & 0400000)? 0777777: 0;
|
||||
IO = (IO & 0400000) | ((IO << sc) & 0377777) |
|
||||
(t >> (18 - sc));
|
||||
break;
|
||||
case 007: /* SCL */
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = (AC & 0400000) | ((AC << sc) & 0377777) |
|
||||
(IO >> (18 - sc));
|
||||
IO = ((IO << sc) | (t >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = (AC & 0400000) | ((AC << sc) & 0377777) |
|
||||
(IO >> (18 - sc));
|
||||
IO = ((IO << sc) | (t >> (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 011: /* RAR */
|
||||
AC = ((AC >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
break;
|
||||
AC = ((AC >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 012: /* RIR */
|
||||
IO = ((IO >> sc) | (IO << (18 - sc))) & 0777777;
|
||||
break;
|
||||
IO = ((IO >> sc) | (IO << (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 013: /* RCR */
|
||||
t = IO;
|
||||
IO = ((IO >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = IO;
|
||||
IO = ((IO >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 015: /* SAR */
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 016: /* SIR */
|
||||
t = (IO & 0400000)? 0777777: 0;
|
||||
IO = ((IO >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = (IO & 0400000)? 0777777: 0;
|
||||
IO = ((IO >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
case 017: /* SCR */
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
IO = ((IO >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
t = (AC & 0400000)? 0777777: 0;
|
||||
IO = ((IO >> sc) | (AC << (18 - sc))) & 0777777;
|
||||
AC = ((AC >> sc) | (t << (18 - sc))) & 0777777;
|
||||
break;
|
||||
default: /* undefined */
|
||||
reason = stop_inst;
|
||||
break; } /* end switch shifts */
|
||||
reason = stop_inst;
|
||||
break; } /* end switch shifts */
|
||||
break;
|
||||
|
||||
/* IOT */
|
||||
|
||||
case 035:
|
||||
if (IR & IO_WAIT) { /* wait? */
|
||||
if (ioh) { /* I/O halt? */
|
||||
if (ioc) ioh = 0; /* comp pulse? done */
|
||||
else { sim_interval = 0; /* force event */
|
||||
PC = DECR_ADDR (PC); } /* re-execute */
|
||||
break; } /* skip iot */
|
||||
ioh = 1; /* turn on halt */
|
||||
PC = DECR_ADDR (PC); } /* re-execute */
|
||||
if (ioh) { /* I/O halt? */
|
||||
if (ioc) ioh = 0; /* comp pulse? done */
|
||||
else { /* wait more */
|
||||
sim_interval = 0; /* force event */
|
||||
PC = DECR_ADDR (PC); } /* re-execute */
|
||||
break; } /* skip iot */
|
||||
ioh = 1; /* turn on halt */
|
||||
PC = DECR_ADDR (PC); } /* re-execute */
|
||||
dev = IR & 077; /* get dev addr */
|
||||
io_data = IO; /* default data */
|
||||
switch (dev) { /* case on dev */
|
||||
case 000: /* I/O wait */
|
||||
break;
|
||||
break;
|
||||
case 001:
|
||||
if (IR & 003700) io_data = dt (IR, dev, IO); /* DECtape */
|
||||
else io_data = ptr (IR, dev, IO); /* paper tape rdr */
|
||||
break;
|
||||
if (IR & 003700) io_data = dt (IR, dev, IO); /* DECtape */
|
||||
else io_data = ptr (IR, dev, IO); /* paper tape rdr */
|
||||
break;
|
||||
case 002: case 030: /* paper tape rdr */
|
||||
io_data = ptr (IR, dev, IO);
|
||||
break;
|
||||
io_data = ptr (IR, dev, IO);
|
||||
break;
|
||||
case 003: /* typewriter */
|
||||
io_data = tto (IR, dev, IO);
|
||||
break;
|
||||
io_data = tto (IR, dev, IO);
|
||||
break;
|
||||
case 004: /* keyboard */
|
||||
io_data = tti (IR, dev, IO);
|
||||
break;
|
||||
io_data = tti (IR, dev, IO);
|
||||
break;
|
||||
case 005: case 006: /* paper tape punch */
|
||||
io_data = ptp (IR, dev, IO);
|
||||
break;
|
||||
io_data = ptp (IR, dev, IO);
|
||||
break;
|
||||
case 033: /* check status */
|
||||
io_data = iosta | ((sbs & SB_ON)? IOS_SQB: 0);
|
||||
break;
|
||||
io_data = iosta | ((sbs & SB_ON)? IOS_SQB: 0);
|
||||
break;
|
||||
case 045: /* line printer */
|
||||
io_data = lpt (IR, dev, IO);
|
||||
break;
|
||||
io_data = lpt (IR, dev, IO);
|
||||
break;
|
||||
case 054: /* seq brk off */
|
||||
sbs = sbs & ~SB_ON;
|
||||
break;
|
||||
sbs = sbs & ~SB_ON;
|
||||
break;
|
||||
case 055: /* seq brk on */
|
||||
sbs = sbs | SB_ON;
|
||||
break;
|
||||
sbs = sbs | SB_ON;
|
||||
break;
|
||||
case 056: /* clear seq brk */
|
||||
sbs = sbs & ~SB_IP;
|
||||
break;
|
||||
sbs = sbs & ~SB_IP;
|
||||
break;
|
||||
case 061: case 062: case 063: case 064: /* drum */
|
||||
io_data = drm (IR, dev, IO);
|
||||
break;
|
||||
case 074: /* extend mode */
|
||||
extm = (IR >> 11) & 1; /* set from IR<6> */
|
||||
break;
|
||||
extm = (IR >> 11) & 1; /* set from IR<6> */
|
||||
break;
|
||||
default: /* undefined */
|
||||
reason = stop_inst;
|
||||
break; } /* end switch dev */
|
||||
reason = stop_inst;
|
||||
break; } /* end switch dev */
|
||||
IO = io_data & 0777777;
|
||||
if (io_data & IOT_SKP) PC = INCR_ADDR (PC); /* skip? */
|
||||
if (io_data >= IOT_REASON) reason = io_data >> IOT_V_REASON;
|
||||
break;
|
||||
default: /* undefined */
|
||||
|
||||
@@ -23,6 +23,7 @@
|
||||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||||
in this Software without prior written authorization from Robert M Supnik.
|
||||
|
||||
05-Dec-02 RMS Added IOT skip support (required by drum)
|
||||
14-Apr-99 RMS Changed t_addr to unsigned
|
||||
|
||||
The PDP-1 was Digital's first computer. The system design evolved during
|
||||
@@ -67,7 +68,9 @@
|
||||
|
||||
/* IOT subroutine return codes */
|
||||
|
||||
#define IOT_V_REASON 18 /* reason */
|
||||
#define IOT_V_SKP 18 /* skip */
|
||||
#define IOT_SKP (1 << IOT_V_SKP)
|
||||
#define IOT_V_REASON (IOT_V_SKP + 1) /* reason */
|
||||
#define IOT_REASON (1 << IOT_V_REASON)
|
||||
#define IORETURN(f,v) ((f)? (v): SCPE_OK) /* stop on error */
|
||||
|
||||
|
||||
@@ -1,7 +1,7 @@
|
||||
To: Users
|
||||
From: Bob Supnik
|
||||
Subj: PDP-1 Simulator Usage
|
||||
Date: 15-Nov-2002
|
||||
Date: 15-Dec-2002
|
||||
|
||||
COPYRIGHT NOTICE
|
||||
|
||||
@@ -47,6 +47,7 @@ sim/ sim_defs.h
|
||||
|
||||
sim/pdp1/ pdp1_defs.h
|
||||
pdp1_cpu.c
|
||||
pdp1_drm.c
|
||||
pdp1_dt.c
|
||||
pdp1_lp.c
|
||||
pdp1_stddev.c
|
||||
@@ -63,6 +64,7 @@ CPU PDP-1 CPU with up to 64KW of memory
|
||||
PTR,PTP integral paper tape reader/punch
|
||||
TTY console typewriter
|
||||
LPT Type 62 line printer
|
||||
DRM Type 24 serial drum
|
||||
DT Type 550 Microtape (DECtape)
|
||||
|
||||
The PDP-1 simulator implements the following unique stop conditions:
|
||||
@@ -299,7 +301,32 @@ operate correctly.
|
||||
- ACTIME must be less than DCTIME, and both need to be at
|
||||
least 100 times LTIME
|
||||
|
||||
2.4 Symbolic Display and Input
|
||||
2.4 Type 24 Serial Drum (DRM)
|
||||
|
||||
The serial drum (DRM) implements these registers:
|
||||
|
||||
name size comments
|
||||
|
||||
DA 9 drum address (sector number)
|
||||
MA 16 current memory address
|
||||
INT 1 interrupt pending flag
|
||||
DONE 1 device done flag
|
||||
ERR 1 error flag
|
||||
WLK 32 write lock switches
|
||||
TIME 24 rotational latency, per word
|
||||
STOP_IOE 1 stop on I/O error
|
||||
|
||||
Error handling is as follows:
|
||||
|
||||
error STOP_IOE processed as
|
||||
|
||||
not attached 1 report error and stop
|
||||
0 disk not ready
|
||||
|
||||
Drum data files are buffered in memory; therefore, end of file and OS
|
||||
I/O errors cannot occur.
|
||||
|
||||
2.5 Symbolic Display and Input
|
||||
|
||||
The PDP-1 simulator implements symbolic display and input. Display is
|
||||
controlled by command line switches:
|
||||
@@ -359,7 +386,7 @@ Finally, the LAW instruction has the format
|
||||
|
||||
where immediate is in the range 0 to 07777.
|
||||
|
||||
2.5 Character Sets
|
||||
2.6 Character Sets
|
||||
|
||||
The PDP-1's console was a Frieden Flexowriter; its character encoding
|
||||
was known as FIODEC. The PDP-1's line printer used a modified Hollerith
|
||||
|
||||
169
PDP1/pdp1_drm.c
Normal file
169
PDP1/pdp1_drm.c
Normal file
@@ -0,0 +1,169 @@
|
||||
/* pdp1_drm.c: drum/fixed head disk simulator
|
||||
|
||||
Copyright (c) 1993-2002, Robert M Supnik
|
||||
|
||||
Permission is hereby granted, free of charge, to any person obtaining a
|
||||
copy of this software and associated documentation files (the "Software"),
|
||||
to deal in the Software without restriction, including without limitation
|
||||
the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
and/or sell copies of the Software, and to permit persons to whom the
|
||||
Software is furnished to do so, subject to the following conditions:
|
||||
|
||||
The above copyright notice and this permission notice shall be included in
|
||||
all copies or substantial portions of the Software.
|
||||
|
||||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||||
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||||
|
||||
Except as contained in this notice, the name of Robert M Supnik shall not
|
||||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||||
in this Software without prior written authorization from Robert M Supnik.
|
||||
|
||||
drm Type 24 serial drum
|
||||
|
||||
05-Dec-02 RMS Cloned from pdp18b_drm.c
|
||||
*/
|
||||
|
||||
#include "pdp1_defs.h"
|
||||
#include <math.h>
|
||||
|
||||
/* Constants */
|
||||
|
||||
#define DRM_NUMWDS 256 /* words/sector */
|
||||
#define DRM_NUMSC 2 /* sectors/track */
|
||||
#define DRM_NUMTR 256 /* tracks/drum */
|
||||
#define DRM_NUMDK 1 /* drum/controller */
|
||||
#define DRM_NUMWDT (DRM_NUMWDS * DRM_NUMSC) /* words/track */
|
||||
#define DRM_SIZE (DRM_NUMDK * DRM_NUMTR * DRM_NUMWDT) /* words/drum */
|
||||
#define DRM_SMASK ((DRM_NUMTR * DRM_NUMSC) - 1) /* sector mask */
|
||||
|
||||
/* Parameters in the unit descriptor */
|
||||
|
||||
#define FUNC u4 /* function */
|
||||
#define DRM_READ 000 /* read */
|
||||
#define DRM_WRITE 010 /* write */
|
||||
|
||||
#define GET_POS(x) ((int) fmod (sim_gtime() / ((double) (x)), \
|
||||
((double) DRM_NUMWDT)))
|
||||
|
||||
extern int32 M[];
|
||||
extern int32 iosta, sbs;
|
||||
extern int32 stop_inst;
|
||||
extern UNIT cpu_unit;
|
||||
|
||||
int32 drm_da = 0; /* track address */
|
||||
int32 drm_ma = 0; /* memory address */
|
||||
int32 drm_err = 0; /* error flag */
|
||||
int32 drm_wlk = 0; /* write lock */
|
||||
int32 drm_time = 10; /* inter-word time */
|
||||
int32 drm_stopioe = 1; /* stop on error */
|
||||
|
||||
t_stat drm_svc (UNIT *uptr);
|
||||
t_stat drm_reset (DEVICE *dptr);
|
||||
|
||||
/* DRM data structures
|
||||
|
||||
drm_dev DRM device descriptor
|
||||
drm_unit DRM unit descriptor
|
||||
drm_reg DRM register list
|
||||
*/
|
||||
|
||||
UNIT drm_unit =
|
||||
{ UDATA (&drm_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_BUFABLE+UNIT_MUSTBUF,
|
||||
DRM_SIZE) };
|
||||
|
||||
REG drm_reg[] = {
|
||||
{ ORDATA (DA, drm_da, 9) },
|
||||
{ ORDATA (MA, drm_ma, 16) },
|
||||
{ FLDATA (DONE, iosta, IOS_V_DRM) },
|
||||
{ FLDATA (ERR, drm_err, 0) },
|
||||
{ ORDATA (WLK, drm_wlk, 32) },
|
||||
{ DRDATA (TIME, drm_time, 24), REG_NZ + PV_LEFT },
|
||||
{ FLDATA (STOP_IOE, drm_stopioe, 0) },
|
||||
{ NULL } };
|
||||
|
||||
DEVICE drm_dev = {
|
||||
"DRM", &drm_unit, drm_reg, NULL,
|
||||
1, 8, 20, 1, 8, 18,
|
||||
NULL, NULL, &drm_reset,
|
||||
NULL, NULL, NULL,
|
||||
NULL, DEV_DISABLE };
|
||||
|
||||
/* IOT routines */
|
||||
|
||||
int32 drm (int32 IR, int32 dev, int32 IO)
|
||||
{
|
||||
int32 t;
|
||||
int32 pulse = (IR >> 6) & 037;
|
||||
|
||||
if (drm_dev.flags & DEV_DIS) /* disabled? */
|
||||
return (stop_inst << IOT_V_REASON) | IO; /* stop if requested */
|
||||
if ((pulse != 001) & (pulse != 011)) /* invalid pulse? */
|
||||
return (stop_inst << IOT_V_REASON) | IO; /* stop if requested */
|
||||
switch (dev) { /* switch on device */
|
||||
case 061: /* DWR, DRD */
|
||||
drm_ma = IO & 0177777; /* load mem addr */
|
||||
drm_unit.FUNC = pulse & DRM_WRITE; /* save function */
|
||||
break;
|
||||
case 062: /* DBL, DCN */
|
||||
if (pulse & 010) drm_da = IO & DRM_SMASK; /* load sector # */
|
||||
iosta = iosta & ~IOS_DRM; /* clear flags */
|
||||
drm_err = 0;
|
||||
t = ((drm_da % DRM_NUMSC) * DRM_NUMWDS) - GET_POS (drm_time);
|
||||
if (t <= 0) t = t + DRM_NUMWDT; /* wrap around? */
|
||||
break;
|
||||
case 063: /* DTD */
|
||||
if (iosta & IOS_DRM) return (IO | IOT_SKP); /* skip if done */
|
||||
case 064: /* DSE, DSP */
|
||||
if ((drm_err == 0) || (pulse & 010)) /* no error, par test? */
|
||||
return (IO | IOT_SKP);
|
||||
}
|
||||
return IO;
|
||||
}
|
||||
|
||||
/* Unit service
|
||||
|
||||
This code assumes the entire drum is buffered.
|
||||
*/
|
||||
|
||||
t_stat drm_svc (UNIT *uptr)
|
||||
{
|
||||
int32 i;
|
||||
t_addr da;
|
||||
|
||||
if ((uptr->flags & UNIT_BUF) == 0) { /* not buf? abort */
|
||||
drm_err = 1; /* set error */
|
||||
iosta = iosta | IOS_DRM; /* set done */
|
||||
sbs = sbs | SB_RQ; /* req intr */
|
||||
return IORETURN (drm_stopioe, SCPE_UNATT); }
|
||||
|
||||
da = drm_da * DRM_NUMWDS; /* compute dev addr */
|
||||
for (i = 0; i < DRM_NUMWDS; i++, da++) { /* do transfer */
|
||||
if (uptr->FUNC == DRM_READ) {
|
||||
if (MEM_ADDR_OK (drm_ma)) /* read, check nxm */
|
||||
M[drm_ma] = *(((int32 *) uptr->filebuf) + da); }
|
||||
else {
|
||||
if ((drm_wlk >> (drm_da >> 4)) & 1) drm_err = 1;
|
||||
else {
|
||||
*(((int32 *) uptr->filebuf) + da) = M[drm_ma];
|
||||
if (da >= uptr->hwmark) uptr->hwmark = da + 1; } }
|
||||
drm_ma = (drm_ma + 1) & 0177777; } /* incr mem addr */
|
||||
drm_da = (drm_da + 1) & DRM_SMASK; /* incr dev addr */
|
||||
iosta = iosta | IOS_DRM; /* set done */
|
||||
sbs = sbs | SB_RQ; /* req intr */
|
||||
return SCPE_OK;
|
||||
}
|
||||
|
||||
/* Reset routine */
|
||||
|
||||
t_stat drm_reset (DEVICE *dptr)
|
||||
{
|
||||
drm_da = drm_ma = drm_err = 0;
|
||||
iosta = iosta & ~IOS_DRM;
|
||||
sim_cancel (&drm_unit);
|
||||
return SCPE_OK;
|
||||
}
|
||||
148
PDP1/pdp1_dt.c
148
PDP1/pdp1_dt.c
@@ -356,7 +356,7 @@ if (pulse == 004) { /* MLC */
|
||||
(fnc >= FNC_WMRK) || /* write mark? */
|
||||
((fnc == FNC_WRIT) && (uptr->flags & UNIT_WLK)) ||
|
||||
((fnc == FNC_WALL) && (uptr->flags & UNIT_WLK)))
|
||||
dt_seterr (uptr, DTB_SEL); /* select err */
|
||||
dt_seterr (uptr, DTB_SEL); /* select err */
|
||||
else dt_newsa (dtsa); }
|
||||
if (pulse == 005) { /* MRD */
|
||||
IO = (IO & ~DMASK) | dtdb;
|
||||
@@ -367,10 +367,10 @@ if (pulse == 006) { /* MWR */
|
||||
if (pulse == 007) { /* MRS */
|
||||
dtsb = dtsb & ~(DTB_REV | DTB_GO); /* clr rev, go */
|
||||
if (uptr) { /* valid unit? */
|
||||
mot = DTS_GETMOT (uptr->STATE); /* get motion */
|
||||
if (mot & DTS_DIR) dtsb = dtsb | DTB_REV; /* rev? set */
|
||||
if ((mot >= DTS_ACCF) || (uptr->STATE & 0777700))
|
||||
dtsb = dtsb | DTB_GO; } /* accel? go */
|
||||
mot = DTS_GETMOT (uptr->STATE); /* get motion */
|
||||
if (mot & DTS_DIR) dtsb = dtsb | DTB_REV; /* rev? set */
|
||||
if ((mot >= DTS_ACCF) || (uptr->STATE & 0777700))
|
||||
dtsb = dtsb | DTB_GO; } /* accel? go */
|
||||
IO = (IO & ~DMASK) | dtsb; }
|
||||
DT_UPDINT;
|
||||
return IO;
|
||||
@@ -446,17 +446,17 @@ if (new_mving & ~prev_mving) { /* start? */
|
||||
|
||||
if (prev_mving & ~new_mving) { /* stop? */
|
||||
if ((prev_mot & ~DTS_DIR) != DTS_DECF) { /* !already stopping? */
|
||||
if (dt_setpos (uptr)) return; /* update pos */
|
||||
sim_cancel (uptr); /* stop current */
|
||||
sim_activate (uptr, dt_dctime); } /* schedule decel */
|
||||
if (dt_setpos (uptr)) return; /* update pos */
|
||||
sim_cancel (uptr); /* stop current */
|
||||
sim_activate (uptr, dt_dctime); } /* schedule decel */
|
||||
DTS_SETSTA (DTS_DECF | prev_dir, 0); /* state = decel */
|
||||
return; }
|
||||
|
||||
if (prev_dir ^ new_dir) { /* dir chg? */
|
||||
if ((prev_mot & ~DTS_DIR) != DTS_DECF) { /* !already stopping? */
|
||||
if (dt_setpos (uptr)) return; /* update pos */
|
||||
sim_cancel (uptr); /* stop current */
|
||||
sim_activate (uptr, dt_dctime); } /* schedule decel */
|
||||
if (dt_setpos (uptr)) return; /* update pos */
|
||||
sim_cancel (uptr); /* stop current */
|
||||
sim_activate (uptr, dt_dctime); } /* schedule decel */
|
||||
DTS_SETSTA (DTS_DECF | prev_dir, 0); /* state = decel */
|
||||
DTS_SET2ND (DTS_ACCF | new_dir, 0); /* next = accel */
|
||||
DTS_SET3RD (DTS_ATSF | new_dir, new_fnc); /* next next = fnc */
|
||||
@@ -522,25 +522,26 @@ case FNC_MOVE: /* move */
|
||||
return; /* done */
|
||||
case FNC_SRCH: /* search */
|
||||
if (dir) newpos = DT_BLK2LN ((DT_QFEZ (uptr)?
|
||||
DTU_TSIZE (uptr): blk), uptr) - DT_BLKLN - DT_WSIZE;
|
||||
DTU_TSIZE (uptr): blk), uptr) - DT_BLKLN - DT_WSIZE;
|
||||
else newpos = DT_BLK2LN ((DT_QREZ (uptr)?
|
||||
0: blk + 1), uptr) + DT_BLKLN + (DT_WSIZE - 1);
|
||||
0: blk + 1), uptr) + DT_BLKLN + (DT_WSIZE - 1);
|
||||
if (dt_log & LOG_MS) printf ("[DT%d: searching %s]\n", unum,
|
||||
(dir? "backward": "forward"));
|
||||
(dir? "backward": "forward"));
|
||||
break;
|
||||
case FNC_WRIT: /* write */
|
||||
case FNC_READ: /* read */
|
||||
case FNC_RALL: /* read all */
|
||||
case FNC_WALL: /* write all */
|
||||
if (DT_QEZ (uptr)) { /* in "ok" end zone? */
|
||||
if (dir) newpos = DTU_FWDEZ (uptr) - DT_WSIZE;
|
||||
else newpos = DT_EZLIN + (DT_WSIZE - 1); }
|
||||
else { newpos = ((uptr->pos) / DT_WSIZE) * DT_WSIZE;
|
||||
if (!dir) newpos = newpos + (DT_WSIZE - 1); }
|
||||
if (dir) newpos = DTU_FWDEZ (uptr) - DT_WSIZE;
|
||||
else newpos = DT_EZLIN + (DT_WSIZE - 1); }
|
||||
else {
|
||||
newpos = ((uptr->pos) / DT_WSIZE) * DT_WSIZE;
|
||||
if (!dir) newpos = newpos + (DT_WSIZE - 1); }
|
||||
if ((dt_log & LOG_RA) || ((dt_log & LOG_BL) && (blk == dt_logblk)))
|
||||
printf ("[DT%d: read all block %d %s%s\n",
|
||||
unum, blk, (dir? "backward": "forward"),
|
||||
((dtsa & DTA_MODE)? " continuous]": "]"));
|
||||
printf ("[DT%d: read all block %d %s%s\n",
|
||||
unum, blk, (dir? "backward": "forward"),
|
||||
((dtsa & DTA_MODE)? " continuous]": "]"));
|
||||
break;
|
||||
default:
|
||||
dt_seterr (uptr, DTB_SEL); /* bad state */
|
||||
@@ -603,7 +604,7 @@ if (((int32) uptr->pos < 0) ||
|
||||
uptr->STATE = uptr->pos = 0;
|
||||
unum = uptr - dt_dev.units;
|
||||
if (unum == DTA_GETUNIT (dtsa)) /* if selected, */
|
||||
dt_seterr (uptr, DTB_SEL); /* error */
|
||||
dt_seterr (uptr, DTB_SEL); /* error */
|
||||
return TRUE; }
|
||||
return FALSE;
|
||||
}
|
||||
@@ -633,9 +634,9 @@ t_addr ba;
|
||||
switch (mot) {
|
||||
case DTS_DECF: case DTS_DECR: /* decelerating */
|
||||
if (dt_setpos (uptr)) return SCPE_OK; /* update pos */
|
||||
uptr->STATE = DTS_NXTSTA (uptr->STATE); /* advance state */
|
||||
uptr->STATE = DTS_NXTSTA (uptr->STATE); /* advance state */
|
||||
if (uptr->STATE) /* not stopped? */
|
||||
sim_activate (uptr, dt_actime); /* must be reversing */
|
||||
sim_activate (uptr, dt_actime); /* must be reversing */
|
||||
return SCPE_OK;
|
||||
case DTS_ACCF: case DTS_ACCR: /* accelerating */
|
||||
dt_newfnc (uptr, DTS_NXTSTA (uptr->STATE)); /* adv state, sched */
|
||||
@@ -671,8 +672,8 @@ case DTS_OFR: /* off reel */
|
||||
|
||||
case FNC_SRCH: /* search */
|
||||
if (dtsb & DTB_DTF) { /* DTF set? */
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
sim_activate (uptr, DTU_LPERB (uptr) * dt_ltime);/* sched next block */
|
||||
dtdb = blk; /* store block # */
|
||||
dtsb = dtsb | DTB_DTF; /* set DTF */
|
||||
@@ -682,27 +683,28 @@ case FNC_SRCH: /* search */
|
||||
|
||||
case FNC_READ: case FNC_RALL:
|
||||
if (dtsb & DTB_DTF) { /* DTF set? */
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
sim_activate (uptr, DT_WSIZE * dt_ltime); /* sched next word */
|
||||
relpos = DT_LIN2OF (uptr->pos, uptr); /* cur pos in blk */
|
||||
if ((relpos >= DT_HTLIN) && /* in data zone? */
|
||||
(relpos < (DTU_LPERB (uptr) - DT_HTLIN))) {
|
||||
wrd = DT_LIN2WD (uptr->pos, uptr);
|
||||
ba = (blk * DTU_BSIZE (uptr)) + wrd;
|
||||
dtdb = bptr[ba]; /* get tape word */
|
||||
dtsb = dtsb | DTB_DTF; } /* set flag */
|
||||
else { ma = (2 * DT_HTWRD) + DTU_BSIZE (uptr) - DT_CSMWD - 1;
|
||||
wrd = relpos / DT_WSIZE; /* hdr start = wd 0 */
|
||||
if ((wrd == 0) || /* skip 1st, last */
|
||||
(wrd == ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - 1))) break;
|
||||
if ((fnc == FNC_READ) && /* read, skip if not */
|
||||
(wrd != DT_CSMWD) && /* fwd, rev cksum */
|
||||
(wrd != ma)) break;
|
||||
dtdb = dt_gethdr (uptr, blk, relpos);
|
||||
if (wrd == (dir? DT_CSMWD: ma)) /* at end csum? */
|
||||
dtsb = dtsb | DTB_BEF; /* end block */
|
||||
else dtsb = dtsb | DTB_DTF; } /* else next word */
|
||||
wrd = DT_LIN2WD (uptr->pos, uptr);
|
||||
ba = (blk * DTU_BSIZE (uptr)) + wrd;
|
||||
dtdb = bptr[ba]; /* get tape word */
|
||||
dtsb = dtsb | DTB_DTF; } /* set flag */
|
||||
else {
|
||||
ma = (2 * DT_HTWRD) + DTU_BSIZE (uptr) - DT_CSMWD - 1;
|
||||
wrd = relpos / DT_WSIZE; /* hdr start = wd 0 */
|
||||
if ((wrd == 0) || /* skip 1st, last */
|
||||
(wrd == ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - 1))) break;
|
||||
if ((fnc == FNC_READ) && /* read, skip if not */
|
||||
(wrd != DT_CSMWD) && /* fwd, rev cksum */
|
||||
(wrd != ma)) break;
|
||||
dtdb = dt_gethdr (uptr, blk, relpos);
|
||||
if (wrd == (dir? DT_CSMWD: ma)) /* at end csum? */
|
||||
dtsb = dtsb | DTB_BEF; /* end block */
|
||||
else dtsb = dtsb | DTB_DTF; } /* else next word */
|
||||
if (dir) dtdb = dt_comobv (dtdb);
|
||||
break;
|
||||
|
||||
@@ -710,27 +712,28 @@ case FNC_READ: case FNC_RALL:
|
||||
|
||||
case FNC_WRIT: case FNC_WALL:
|
||||
if (dtsb & DTB_DTF) { /* DTF set? */
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
dt_seterr (uptr, DTB_TIM); /* timing error */
|
||||
return SCPE_OK; }
|
||||
sim_activate (uptr, DT_WSIZE * dt_ltime); /* sched next word */
|
||||
relpos = DT_LIN2OF (uptr->pos, uptr); /* cur pos in blk */
|
||||
if ((relpos >= DT_HTLIN) && /* in data zone? */
|
||||
(relpos < (DTU_LPERB (uptr) - DT_HTLIN))) {
|
||||
wrd = DT_LIN2WD (uptr->pos, uptr);
|
||||
ba = (blk * DTU_BSIZE (uptr)) + wrd;
|
||||
if (dir) bptr[ba] = dt_comobv (dtdb); /* get data word */
|
||||
else bptr[ba] = dtdb;
|
||||
if (ba >= uptr->hwmark) uptr->hwmark = ba + 1;
|
||||
if (wrd == (dir? 0: DTU_BSIZE (uptr) - 1))
|
||||
dtsb = dtsb | DTB_BEF; /* end block */
|
||||
else dtsb = dtsb | DTB_DTF; } /* else next word */
|
||||
else { wrd = relpos / DT_WSIZE; /* hdr start = wd 0 */
|
||||
if ((wrd == 0) || /* skip 1st, last */
|
||||
(wrd == ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - 1))) break;
|
||||
if ((fnc == FNC_WRIT) && /* wr, skip if !csm */
|
||||
(wrd != ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - DT_CSMWD - 1)))
|
||||
break;
|
||||
dtsb = dtsb | DTB_DTF; } /* set flag */
|
||||
wrd = DT_LIN2WD (uptr->pos, uptr);
|
||||
ba = (blk * DTU_BSIZE (uptr)) + wrd;
|
||||
if (dir) bptr[ba] = dt_comobv (dtdb); /* get data word */
|
||||
else bptr[ba] = dtdb;
|
||||
if (ba >= uptr->hwmark) uptr->hwmark = ba + 1;
|
||||
if (wrd == (dir? 0: DTU_BSIZE (uptr) - 1))
|
||||
dtsb = dtsb | DTB_BEF; /* end block */
|
||||
else dtsb = dtsb | DTB_DTF; } /* else next word */
|
||||
else {
|
||||
wrd = relpos / DT_WSIZE; /* hdr start = wd 0 */
|
||||
if ((wrd == 0) || /* skip 1st, last */
|
||||
(wrd == ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - 1))) break;
|
||||
if ((fnc == FNC_WRIT) && /* wr, skip if !csm */
|
||||
(wrd != ((2 * DT_HTWRD) + DTU_BSIZE (uptr) - DT_CSMWD - 1)))
|
||||
break;
|
||||
dtsb = dtsb | DTB_DTF; } /* set flag */
|
||||
break;
|
||||
|
||||
default:
|
||||
@@ -823,16 +826,17 @@ UNIT *uptr;
|
||||
for (i = 0; i < DT_NUMDR; i++) { /* stop all drives */
|
||||
uptr = dt_dev.units + i;
|
||||
if (sim_is_running) { /* CAF? */
|
||||
prev_mot = DTS_GETMOT (uptr->STATE); /* get motion */
|
||||
if ((prev_mot & ~DTS_DIR) > DTS_DECF) { /* accel or spd? */
|
||||
if (dt_setpos (uptr)) continue; /* update pos */
|
||||
sim_cancel (uptr);
|
||||
sim_activate (uptr, dt_dctime); /* sched decel */
|
||||
DTS_SETSTA (DTS_DECF | (prev_mot & DTS_DIR), 0);
|
||||
} }
|
||||
else { sim_cancel (uptr); /* sim reset */
|
||||
uptr->STATE = 0;
|
||||
uptr->LASTT = sim_grtime (); } }
|
||||
prev_mot = DTS_GETMOT (uptr->STATE); /* get motion */
|
||||
if ((prev_mot & ~DTS_DIR) > DTS_DECF) { /* accel or spd? */
|
||||
if (dt_setpos (uptr)) continue; /* update pos */
|
||||
sim_cancel (uptr);
|
||||
sim_activate (uptr, dt_dctime); /* sched decel */
|
||||
DTS_SETSTA (DTS_DECF | (prev_mot & DTS_DIR), 0);
|
||||
} }
|
||||
else {
|
||||
sim_cancel (uptr); /* sim reset */
|
||||
uptr->STATE = 0;
|
||||
uptr->LASTT = sim_grtime (); } }
|
||||
dtsa = dtsb = 0; /* clear status */
|
||||
DT_UPDINT; /* reset interrupt */
|
||||
return SCPE_OK;
|
||||
@@ -939,8 +943,8 @@ if (!(uptr->flags & UNIT_ATT)) return SCPE_OK;
|
||||
if (sim_is_active (uptr)) {
|
||||
sim_cancel (uptr);
|
||||
if ((unum == DTA_GETUNIT (dtsa)) && (dtsa & DTA_STSTP)) {
|
||||
dtsb = dtsb | DTB_ERF | DTB_SEL | DTB_DTF;
|
||||
DT_UPDINT; }
|
||||
dtsb = dtsb | DTB_ERF | DTB_SEL | DTB_DTF;
|
||||
DT_UPDINT; }
|
||||
uptr->STATE = uptr->pos = 0; }
|
||||
bptr = uptr->filebuf; /* file buffer */
|
||||
if (uptr->hwmark && ((uptr->flags & UNIT_RO) == 0)) { /* any data? */
|
||||
|
||||
@@ -89,10 +89,10 @@ if (lpt_dev.flags & DEV_DIS) /* disabled? */
|
||||
return (stop_inst << IOT_V_REASON) | data; /* stop if requested */
|
||||
if ((inst & 0700) == 0100) { /* fill buf */
|
||||
if (bptr < BPTR_MAX) { /* limit test ptr */
|
||||
i = bptr * 3; /* cvt to chr ptr */
|
||||
lpt_buf[i] = lpt_trans[(data >> 12) & 077];
|
||||
lpt_buf[i + 1] = lpt_trans[(data >> 6) & 077];
|
||||
lpt_buf[i + 2] = lpt_trans[data & 077]; }
|
||||
i = bptr * 3; /* cvt to chr ptr */
|
||||
lpt_buf[i] = lpt_trans[(data >> 12) & 077];
|
||||
lpt_buf[i + 1] = lpt_trans[(data >> 6) & 077];
|
||||
lpt_buf[i + 2] = lpt_trans[data & 077]; }
|
||||
bptr = (bptr + 1) & BPTR_MASK;
|
||||
return data; }
|
||||
lpt_rpls = 0;
|
||||
@@ -133,22 +133,22 @@ ioc = ioc | lpt_rpls; /* restart */
|
||||
if (lpt_iot & 020) { /* space? */
|
||||
iosta = iosta | IOS_SPC; /* set flag */
|
||||
if ((lpt_unit.flags & UNIT_ATT) == 0) /* attached? */
|
||||
return IORETURN (lpt_stopioe, SCPE_UNATT);
|
||||
return IORETURN (lpt_stopioe, SCPE_UNATT);
|
||||
fputs (lpt_cc[lpt_iot & 07], lpt_unit.fileref); /* print cctl */
|
||||
if (ferror (lpt_unit.fileref)) { /* error? */
|
||||
perror ("LPT I/O error");
|
||||
clearerr (lpt_unit.fileref);
|
||||
return SCPE_IOERR; }
|
||||
perror ("LPT I/O error");
|
||||
clearerr (lpt_unit.fileref);
|
||||
return SCPE_IOERR; }
|
||||
lpt_iot = 0; } /* clear state */
|
||||
else { iosta = iosta | IOS_PNT; /* print */
|
||||
if ((lpt_unit.flags & UNIT_ATT) == 0) /* attached? */
|
||||
return IORETURN (lpt_stopioe, SCPE_UNATT);
|
||||
return IORETURN (lpt_stopioe, SCPE_UNATT);
|
||||
if (lpt_iot & 010) fputc ('\r', lpt_unit.fileref);
|
||||
fputs (lpt_buf, lpt_unit.fileref); /* print buffer */
|
||||
if (ferror (lpt_unit.fileref)) { /* test error */
|
||||
perror ("LPT I/O error");
|
||||
clearerr (lpt_unit.fileref);
|
||||
return SCPE_IOERR; }
|
||||
perror ("LPT I/O error");
|
||||
clearerr (lpt_unit.fileref);
|
||||
return SCPE_IOERR; }
|
||||
bptr = 0;
|
||||
for (i = 0; i <= LPT_BSIZE; i++) lpt_buf[i] = 0; /* clear buffer */
|
||||
lpt_iot = 010; } /* set state */
|
||||
|
||||
@@ -28,6 +28,8 @@
|
||||
tti keyboard
|
||||
tto teleprinter
|
||||
|
||||
22-Dec-02 RMS Added break support
|
||||
29-Nov-02 RMS Fixed output flag initialization (found by Derek Peschel)
|
||||
21-Nov-02 RMS Changed typewriter to half duplex (found by Derek Peschel)
|
||||
06-Oct-02 RMS Revised for V2.10
|
||||
30-May-02 RMS Widened POS to 32b
|
||||
@@ -217,8 +219,8 @@ if ((ptr_unit.flags & UNIT_ATT) == 0) /* attached? */
|
||||
return IORETURN (ptr_stopioe, SCPE_UNATT);
|
||||
if ((temp = getc (ptr_unit.fileref)) == EOF) { /* end of file? */
|
||||
if (feof (ptr_unit.fileref)) {
|
||||
if (ptr_stopioe) printf ("PTR end of file\n");
|
||||
else return SCPE_OK; }
|
||||
if (ptr_stopioe) printf ("PTR end of file\n");
|
||||
else return SCPE_OK; }
|
||||
else perror ("PTR I/O error");
|
||||
clearerr (ptr_unit.fileref);
|
||||
return SCPE_IOERR; }
|
||||
@@ -346,6 +348,7 @@ if (tti_hold & CW) { /* char waiting? */
|
||||
tty_buf = tti_hold & TT_WIDTH; /* return char */
|
||||
tti_hold = 0; } /* not waiting */
|
||||
else { if ((temp = sim_poll_kbd ()) < SCPE_KFLAG) return temp;
|
||||
if (temp & SCPE_BREAK) return SCPE_OK; /* ignore break */
|
||||
temp = temp & 0177;
|
||||
if (temp == 0177) temp = '\b'; /* rubout? bs */
|
||||
sim_putchar (temp); /* echo */
|
||||
@@ -353,10 +356,11 @@ else { if ((temp = sim_poll_kbd ()) < SCPE_KFLAG) return temp;
|
||||
in = ascii_to_fiodec[temp]; /* translate char */
|
||||
if (in == 0) return SCPE_OK; /* no xlation? */
|
||||
if ((in & BOTH) || ((in & UC) == (tty_uc & UC)))
|
||||
tty_buf = in & TT_WIDTH;
|
||||
else { tty_uc = in & UC; /* shift case */
|
||||
tty_buf = tty_uc? FIODEC_UC: FIODEC_LC;
|
||||
tti_hold = in | CW; } } /* set 2nd waiting */
|
||||
tty_buf = in & TT_WIDTH;
|
||||
else { /* must shift */
|
||||
tty_uc = in & UC; /* new case */
|
||||
tty_buf = tty_uc? FIODEC_UC: FIODEC_LC;
|
||||
tti_hold = in | CW; } } /* set 2nd waiting */
|
||||
iosta = iosta | IOS_TTI; /* set flag */
|
||||
sbs = sbs | SB_RQ; /* req seq break */
|
||||
PF = PF | 040; /* set prog flag 1 */
|
||||
@@ -395,7 +399,7 @@ tty_buf = 0; /* clear buffer */
|
||||
tty_uc = 0; /* clear case */
|
||||
tti_hold = 0; /* clear hold buf */
|
||||
tto_rpls = 0; /* clear reset pulse */
|
||||
iosta = iosta & ~(IOS_TTI | IOS_TTO); /* clear flag */
|
||||
iosta = (iosta & ~IOS_TTI) | IOS_TTO; /* clear flag */
|
||||
sim_activate (&tty_unit[TTI], tty_unit[TTI].wait); /* activate keyboard */
|
||||
sim_cancel (&tty_unit[TTO]); /* stop printer */
|
||||
return SCPE_OK;
|
||||
|
||||
102
PDP1/pdp1_sys.c
102
PDP1/pdp1_sys.c
@@ -23,6 +23,7 @@
|
||||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||||
in this Software without prior written authorization from Robert M Supnik.
|
||||
|
||||
05-Dec-02 RMS Added drum support
|
||||
21-Nov-02 RMS Changed typewriter to half duplex
|
||||
20-Aug-02 RMS Added DECtape support
|
||||
17-Sep-01 RMS Removed multiconsole support
|
||||
@@ -32,16 +33,19 @@
|
||||
30-Oct-00 RMS Added support for examine to file
|
||||
27-Oct-98 RMS V2.4 load interface
|
||||
20-Oct-97 RMS Fixed endian-dependence in RIM loader
|
||||
(found by Michael Somos)
|
||||
(found by Michael Somos)
|
||||
*/
|
||||
|
||||
#include "pdp1_defs.h"
|
||||
#include <ctype.h>
|
||||
|
||||
extern DEVICE cpu_dev;
|
||||
extern DEVICE ptr_dev, ptp_dev;
|
||||
extern DEVICE ptr_dev;
|
||||
extern DEVICE ptp_dev;
|
||||
extern DEVICE tty_dev;
|
||||
extern DEVICE lpt_dev, dt_dev;
|
||||
extern DEVICE lpt_dev;
|
||||
extern DEVICE dt_dev;
|
||||
extern DEVICE drm_dev;
|
||||
extern UNIT cpu_unit;
|
||||
extern REG cpu_reg[];
|
||||
extern int32 M[];
|
||||
@@ -72,6 +76,7 @@ DEVICE *sim_devices[] = {
|
||||
&tty_dev,
|
||||
&lpt_dev,
|
||||
&dt_dev,
|
||||
&drm_dev,
|
||||
NULL };
|
||||
|
||||
const char *sim_stop_messages[] = {
|
||||
@@ -110,12 +115,12 @@ for (;;) {
|
||||
if ((val = getword (fileref)) < 0) return SCPE_FMT;
|
||||
if (((val & 0770000) == 0320000) || /* DIO? */
|
||||
((val & 0770000) == 0240000)) { /* DAC? - incorrect */
|
||||
origin = val & 07777;
|
||||
if ((val = getword (fileref)) < 0) return SCPE_FMT;
|
||||
if (MEM_ADDR_OK (origin)) M[origin++] = val; }
|
||||
origin = val & 07777;
|
||||
if ((val = getword (fileref)) < 0) return SCPE_FMT;
|
||||
if (MEM_ADDR_OK (origin)) M[origin++] = val; }
|
||||
else if ((val & 0770000) == 0600000) { /* JMP? */
|
||||
PC = val & 007777;
|
||||
break; }
|
||||
PC = val & 007777;
|
||||
break; }
|
||||
}
|
||||
return SCPE_OK; /* done */
|
||||
}
|
||||
@@ -268,9 +273,9 @@ int32 i, j;
|
||||
for (i = 0; opc_val[i] >= 0; i++) { /* loop thru ops */
|
||||
j = (opc_val[i] >> I_V_FL) & I_M_FL; /* get class */
|
||||
if ((j == class) && (opc_val[i] & inst)) { /* same class? */
|
||||
inst = inst & ~opc_val[i]; /* mask bit set? */
|
||||
fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
sp = 1; } }
|
||||
inst = inst & ~opc_val[i]; /* mask bit set? */
|
||||
fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
sp = 1; } }
|
||||
return sp;
|
||||
}
|
||||
|
||||
@@ -318,35 +323,35 @@ for (i = 0; opc_val[i] >= 0; i++) { /* loop thru ops */
|
||||
|
||||
switch (j) { /* case on class */
|
||||
case I_V_NPN: /* no operands */
|
||||
fprintf (of, "%s", opcode[i]); /* opcode */
|
||||
break;
|
||||
fprintf (of, "%s", opcode[i]); /* opcode */
|
||||
break;
|
||||
case I_V_IOT: /* IOT */
|
||||
disp = (inst - opc_val[i]) & 017777;
|
||||
if (disp == IA) fprintf (of, "%s I", opcode[i]);
|
||||
else if (disp) fprintf (of, "%s %-o", opcode[i], disp);
|
||||
else fprintf (of, "%s", opcode[i]);
|
||||
break;
|
||||
disp = (inst - opc_val[i]) & 017777;
|
||||
if (disp == IA) fprintf (of, "%s I", opcode[i]);
|
||||
else if (disp) fprintf (of, "%s %-o", opcode[i], disp);
|
||||
else fprintf (of, "%s", opcode[i]);
|
||||
break;
|
||||
case I_V_LAW: /* LAW */
|
||||
cflag = 0; /* fall thru to MRF */
|
||||
cflag = 0; /* fall thru to MRF */
|
||||
case I_V_MRF: /* mem ref */
|
||||
fprintf (of, "%s%s%-o", opcode[i],
|
||||
((inst & IA)? " I ": " "), (cflag? ma: disp));
|
||||
break;
|
||||
fprintf (of, "%s%s%-o", opcode[i],
|
||||
((inst & IA)? " I ": " "), (cflag? ma: disp));
|
||||
break;
|
||||
case I_V_MRI: /* mem ref no ind */
|
||||
fprintf (of, "%s %-o", opcode[i], (cflag? ma: disp));
|
||||
break;
|
||||
fprintf (of, "%s %-o", opcode[i], (cflag? ma: disp));
|
||||
break;
|
||||
case I_V_OPR: /* operates */
|
||||
sp = fprint_opr (of, inst & 007700, j, 0);
|
||||
if (opcode[i]) fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
break;
|
||||
sp = fprint_opr (of, inst & 007700, j, 0);
|
||||
if (opcode[i]) fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
break;
|
||||
case I_V_SKP: /* skips */
|
||||
sp = fprint_opr (of, inst & 007700, j, 0);
|
||||
if (opcode[i]) sp = fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
if (inst & IA) fprintf (of, sp? " I": "I");
|
||||
break;
|
||||
sp = fprint_opr (of, inst & 007700, j, 0);
|
||||
if (opcode[i]) sp = fprintf (of, (sp? " %s": "%s"), opcode[i]);
|
||||
if (inst & IA) fprintf (of, sp? " I": "I");
|
||||
break;
|
||||
case I_V_SHF: /* shifts */
|
||||
fprintf (of, "%s %-d", opcode[i], sc_map[inst & 0777]);
|
||||
break; } /* end case */
|
||||
fprintf (of, "%s %-d", opcode[i], sc_map[inst & 0777]);
|
||||
break; } /* end case */
|
||||
return SCPE_OK; } /* end if */
|
||||
} /* end for */
|
||||
return SCPE_ARG;
|
||||
@@ -422,8 +427,8 @@ case I_V_LAW: /* LAW */
|
||||
case I_V_MRF: case I_V_MRI: /* mem ref */
|
||||
cptr = get_glyph (cptr, gbuf, 0); /* get next field */
|
||||
if ((j != I_V_MRI) && strcmp (gbuf, "I") == 0) { /* indirect? */
|
||||
val[0] = val[0] | IA;
|
||||
cptr = get_glyph (cptr, gbuf, 0); }
|
||||
val[0] = val[0] | IA;
|
||||
cptr = get_glyph (cptr, gbuf, 0); }
|
||||
d = get_uint (gbuf, 8, AMASK, &r);
|
||||
if (r != SCPE_OK) return SCPE_ARG;
|
||||
if (d <= DAMASK) val[0] = val[0] | d;
|
||||
@@ -439,19 +444,20 @@ case I_V_SHF: /* shift */
|
||||
break;
|
||||
case I_V_NPN: case I_V_IOT: case I_V_OPR: case I_V_SKP:
|
||||
for (cptr = get_glyph (cptr, gbuf, 0); gbuf[0] != 0;
|
||||
cptr = get_glyph (cptr, gbuf, 0)) {
|
||||
for (i = 0; (opcode[i] != NULL) &&
|
||||
(strcmp (opcode[i], gbuf) != 0) ; i++) ;
|
||||
if (opcode[i] != NULL) {
|
||||
k = opc_val[i] & 0777777;
|
||||
if ((k != IA) && (((k ^ val[0]) & 0760000) != 0))
|
||||
return SCPE_ARG;
|
||||
val[0] = val[0] | k; }
|
||||
else { d = get_sint (gbuf, &sign, &r);
|
||||
if (r != SCPE_OK) return SCPE_ARG;
|
||||
if (sign == 0) val[0] = val[0] + d;
|
||||
else if (sign < 0) val[0] = val[0] - d;
|
||||
else val[0] = val[0] | d; } }
|
||||
cptr = get_glyph (cptr, gbuf, 0)) {
|
||||
for (i = 0; (opcode[i] != NULL) &&
|
||||
(strcmp (opcode[i], gbuf) != 0); i++) ;
|
||||
if (opcode[i] != NULL) {
|
||||
k = opc_val[i] & 0777777;
|
||||
if ((k != IA) && (((k ^ val[0]) & 0760000) != 0))
|
||||
return SCPE_ARG;
|
||||
val[0] = val[0] | k; }
|
||||
else {
|
||||
d = get_sint (gbuf, &sign, &r);
|
||||
if (r != SCPE_OK) return SCPE_ARG;
|
||||
if (sign == 0) val[0] = val[0] + d;
|
||||
else if (sign < 0) val[0] = val[0] - d;
|
||||
else val[0] = val[0] | d; } }
|
||||
break; } /* end case */
|
||||
if (*cptr != 0) return SCPE_ARG; /* junk at end? */
|
||||
return SCPE_OK;
|
||||
|
||||
Reference in New Issue
Block a user