github.com/simh.simh
1
0
Fork 0
mirror of https://github.com/simh/simh.git synced 2026-01-26 04:01:38 +00:00
Code Releases Activity

GRI, I1401, I7094, ID16, ID32, LGP, NOVA: Change a few tabs to spaces which had crept in over time.

Browse Source
This commit is contained in:
Mark Pizzolato
2015-01-12 12:14:01 -08:00
parent 9ad2f9bb12
commit 30d2db2abe
13 changed files with 160 additions and 164 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Interdata/id16_cpu.c
View File

@@ -657,7 +657,7 @@ while (reason == 0) { /* loop until halted */
if (sim_brk_summ && sim_brk_test (PC, SWMASK ('E'))) { /* breakpoint? */
reason = STOP_IBKPT; /* stop simulation */
break;
}
}
sim_interval = sim_interval - 1;
@@ -1635,7 +1635,7 @@ do {
if (DEV_ACC (dev)) { /* dev exist? */
by = ReadB ((vec + CCB16_IOC) & VAMASK);/* read OC byte */
dev_tab[dev] (dev, IO_OC, by); /* send to dev */
}
}
break; /* and exit */
}
}

6
Interdata/id32_cpu.c
View File

@@ -28,7 +28,7 @@
28-Apr-07 RMS Removed clock initialization
27-Oct-06 RMS Added idle support
Removed separate PASLA clock
09-Mar-06 RMS Added 8 register bank support for 8/32
09-Mar-06 RMS Added 8 register bank support for 8/32
06-Feb-06 RMS Fixed bug in DH (Mark Hittinger)
22-Sep-05 RMS Fixed declarations (Sterling Garwood)
16-Aug-05 RMS Fixed C++ declaration and cast problems
@@ -2285,7 +2285,7 @@ if ((sw & SWMASK ('V')) && (PSW & PSW_REL)) {
int32 cc = RelocT (addr, MAC_BASE, P, &addr);
if (cc & (CC_C | CC_V))
return SCPE_NXM;
}
}
if (addr >= MEMSIZE)
return SCPE_NXM;
if (vptr != NULL)
@@ -2301,7 +2301,7 @@ if ((sw & SWMASK ('V')) && (PSW & PSW_REL)) {
int32 cc = RelocT (addr, MAC_BASE, P, &addr);
if (cc & (CC_C | CC_V))
return SCPE_NXM;
}
}
if (addr >= MEMSIZE)
return SCPE_NXM;
IOWriteH (addr, val);

6
Interdata/id_dp.c
View File

@@ -496,9 +496,9 @@ uint32 dtype = GET_DTYPE (uptr->flags); /* get drive type */
if (((uptr->flags & UNIT_ATT) == 0) || /* not attached? */
((uptr->flags & UNIT_WPRT) && (dp_cmd == CMC_WR))) {
dp_done (STC_DTE); /* error, done */
return TRUE;
}
dp_done (STC_DTE); /* error, done */
return TRUE;
}
hd = GET_SRF (dp_hdsc); /* get head */
sc = GET_SEC (dp_hdsc); /* get sector */
if (dp_cyl != (uint32) uptr->CYL) { /* wrong cylinder? */

6
Interdata/id_fd.c
View File

@@ -227,7 +227,7 @@ switch (op) { /* case IO op */
fd_sta = fd_sta | STA_BSY; /* set busy */
}
else fd_bptr = 0; /* just wrap */
}
}
if ((ctab[fnc] & C_RD) && fd_arm) /* if rd & arm, */
SET_INT (v_FD); /* interrupt */
return fd_db; /* return buf */
@@ -367,7 +367,7 @@ switch (fnc) { /* case on function */
if ((uptr->flags & UNIT_BUF) == 0) { /* not attached? */
fd_es[u][0] = fd_es[u][0] | ES0_FLT; /* set err */
fd_es[u][1] = fd_es[u][1] | ES1_NRDY;
}
}
for (i = 0; i < ES_SIZE; i++) /* copy to buf */
fdxb[i] = fd_es[u][i];
for (i = ES_SIZE; i < FD_NUMBY; i++)
@@ -378,7 +378,7 @@ switch (fnc) { /* case on function */
if ((uptr->flags & UNIT_BUF) == 0) { /* not attached? */
fd_done (u, STA_ERR, ES0_ERR | ES0_FLT, ES1_NRDY);
return SCPE_OK;
}
}
for (i = 0; i < FD_NUMBY; i++) fdxb[i] = 0; /* clr buf */
tk = GET_TRK (uptr->LRN); /* get track */
sc = GET_SEC (uptr->LRN); /* get sector */

4
Interdata/id_idc.c
View File

@@ -560,7 +560,7 @@ if (uptr->FNC & CMC_DRV) { /* drive cmd? */
}
} /* end else p1 */
return SCPE_OK; /* end if drv */
}
}
switch (uptr->FNC & CMC_MASK) { /* case on func */
@@ -692,7 +692,7 @@ uint32 hd, sc, sa;
uint32 dtype = GET_DTYPE (uptr->flags); /* get drive type */
if ((uptr->flags & UNIT_ATT) == 0) { /* not attached? */
idc_done (STC_DTE); /* error, done */
idc_done (STC_DTE); /* error, done */
return TRUE;
}
if ((uptr->flags & UNIT_WPRT) && (uptr->FNC == CMC_WR)) {

2
Interdata/id_pas.c
View File

@@ -527,7 +527,7 @@ if (newln < PAS_ENAB) {
if (pas_ldsc[i].conn) {
tmxr_linemsg (&pas_ldsc[i], "\r\nOperator disconnected line\r\n");
tmxr_reset_ln (&pas_ldsc[i]); /* reset line */
}
}
pasl_unit[i].flags = pasl_unit[i].flags | UNIT_DIS;
pas_reset_ln (i);
}