1
0
mirror of https://github.com/simh/simh.git synced 2026-05-05 15:33:34 +00:00

RC2 of 3.9

After a frantic week of file exchanges, here is RC2.  A lot has changed.

1. HP2100 updates completed, with new features and peripherals.
2. Many, many small file updates for nits found by compilers and static checkers.
3. A few genuine bugs fixed.
4. New makefile and MMS file.

A note on the makefile. It has almost doubled in size and attempts to ferret out PCAP locales properly, as well as do serious optimizations if gcc is used.  It needs to be tested in more environments.  If you run into issues, please report them to Mark Pizzolato as well as me.

The old makefile, updated for the extra files in the HP2100, is included as makefile_old.  You can use that if the new makefile causes problems in your environment.

I'm still targeting a May Day release, with a final RC around Tax Day (April 15).  That leaves times for one more interim RC, if needed.

At this point, I regard the release as feature-complete.  Bug fixes are still fine.

The actual release will have all incomplete and beta simulators in a separate zip file, including Alpha, Sigma, Sage (the microcomputers, not the 50s anti-aircraft computer), and SC1, the SiCortex MIPS simulator.
There will be new releases of all the simulation tools as well.

/Bob
This commit is contained in:
Mark Pizzolato
2012-03-24 15:30:27 -07:00
parent 95e535008b
commit 66c264d678
159 changed files with 3557 additions and 29832 deletions

View File

@@ -1,6 +1,6 @@
/* pdp11_cpu.c: PDP-11 CPU simulator
Copyright (c) 1993-2008, Robert M Supnik
Copyright (c) 1993-2012, Robert M Supnik
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
@@ -25,19 +25,20 @@
cpu PDP-11 CPU
29-Dec-08 RMS Fixed failure to clear cpu_bme on RESET (found by Walter Mueller)
22-Apr-08 RMS Fixed MMR0 treatment in RESET (found by Walter Mueller)
02-Feb-08 RMS Fixed DMA memory address limit test (found by John Dundas)
19-Mar-12 RMS Fixed declaration of sim_switches (Mark Pizzolato)
29-Dec-08 RMS Fixed failure to clear cpu_bme on RESET (Walter Mueller)
22-Apr-08 RMS Fixed MMR0 treatment in RESET (Walter Mueller)
02-Feb-08 RMS Fixed DMA memory address limit test (John Dundas)
28-Apr-07 RMS Removed clock initialization
27-Oct-06 RMS Added idle support
18-Oct-06 RMS Fixed bug in ASH -32 C value
24-May-06 RMS Added instruction history
03-May-06 RMS Fixed XOR operand fetch order for 11/70-style systems
22-Sep-05 RMS Fixed declarations (from Sterling Garwood)
22-Sep-05 RMS Fixed declarations (Sterling Garwood)
16-Aug-05 RMS Fixed C++ declaration and cast problems
19-May-05 RMS Replaced WAIT clock queue check with API call
19-Jan-05 RMS Fixed bug(s) in RESET for 11/70 (reported by Tim Chapman)
22-Dec-04 RMS Fixed WAIT to work in all modes (from John Dundas)
19-Jan-05 RMS Fixed bug(s) in RESET for 11/70 (Tim Chapman)
22-Dec-04 RMS Fixed WAIT to work in all modes (John Dundas)
02-Oct-04 RMS Added model emulation
25-Jan-04 RMS Removed local debug logging support
29-Dec-03 RMS Formalized 18b Qbus support
@@ -47,19 +48,19 @@
01-Feb-03 RMS Changed R display to follow PSW<rs>, added SP display
19-Jan-03 RMS Changed mode definitions for Apple Dev Kit conflict
05-Jan-03 RMS Added memory size restore support
17-Oct-02 RMS Fixed bug in examine/deposit (found by Hans Pufal)
17-Oct-02 RMS Fixed bug in examine/deposit (Hans Pufal)
08-Oct-02 RMS Revised to build dib_tab dynamically
Added SHOW IOSPACE
09-Sep-02 RMS Added KW11P support
14-Jul-02 RMS Fixed bug in MMR0 error status load
03-Jun-02 RMS Fixed relocation add overflow, added PS<15:12> = 1111
special case logic to MFPI and removed it from MTPI
(found by John Dundas)
29-Apr-02 RMS More fixes to DIV and ASH/ASHC (found by John Dundas)
(John Dundas)
29-Apr-02 RMS More fixes to DIV and ASH/ASHC (John Dundas)
28-Apr-02 RMS Fixed bugs in illegal instruction 000010 and in
write-only memory pages (found by Wolfgang Helbig)
write-only memory pages (Wolfgang Helbig)
21-Apr-02 RMS Fixed bugs in DIV by zero, DIV overflow, TSTSET, RTS,
ASHC -32, and red zone trap (found by John Dundas)
ASHC -32, and red zone trap (John Dundas)
04-Mar-02 RMS Changed double operand evaluation order for M+
23-Feb-02 RMS Fixed bug in MAINT, CPUERR, MEMERR read
28-Jan-02 RMS Revised for multiple timers; fixed calc_MMR1 macros
@@ -81,7 +82,7 @@
05-Apr-01 RMS Added TS11/TSV05 support
05-Mar-01 RMS Added clock calibration support
11-Feb-01 RMS Added DECtape support
25-Jan-01 RMS Fixed 4M memory definition (found by Eric Smith)
25-Jan-01 RMS Fixed 4M memory definition (Eric Smith)
14-Apr-99 RMS Changed t_addr to unsigned
18-Aug-98 RMS Added CIS support
09-May-98 RMS Fixed bug in DIV overflow test
@@ -304,7 +305,7 @@ t_addr cpu_memsize = INIMEMSIZE; /* last mem addr */
extern int32 CPUERR, MAINT;
extern int32 sim_interval;
extern int32 sim_int_char;
extern uint32 sim_switches;
extern int32 sim_switches;
extern uint32 sim_brk_types, sim_brk_dflt, sim_brk_summ; /* breakpoint info */
extern t_bool sim_idle_enab;
extern DEVICE *sim_devices[];