github.com/simh.simh
1
0
Fork 0
mirror of https://github.com/simh/simh.git synced 2026-02-04 07:34:02 +00:00
Code Releases Activity
2,777 Commits 17 Branches 46 Tags
c8beee2d0fd2cc0eda91dbada4111f4052fff5ca
Commit Graph

4 Commits

Author SHA1 Message Date
Seth Morabito
a9f9b3abd1 3b2: Refactor MMU and fix two bugs 
- Add "SHOW STACK" support to CPU
- An off-by-one error in checking SDT length was fixed.
- not-present co-processor R/W should not set Bus timeout bit
 2018-04-05 17:12:45 -07:00
Seth Morabito
634a92f8bf 3b2: Fix for critical MMU caching bugs 
Two critical issues are fixed with this commit:

1. The MMU cache was being corrupted by writing the 'Last Used'
   bit into the wrong half of the PD cache (low word vs. high word)

2. The MMU cache was being too aggressively flushed on SRAMA
   write, because the wrong length was being used. In addition,
   the code was walking off the end of the cache array when
   flushing any section other than section 0, potentially causing
   memory corruption.
 2017-12-15 13:32:17 -08:00
Seth Morabito
395420b8b8 3b2: Remove unused variables 2017-11-30 17:43:36 -08:00
Seth Morabito
804ea8e322 3b2: Initial release of an AT&T 3B2 model 400 emulator. 
For information on usage, please see the file 3B2/README.md
 2017-11-20 18:21:49 -08:00