1
0
mirror of https://github.com/simh/simh.git synced 2026-01-13 15:27:14 +00:00
Mark Pizzolato c5d5a9dfbf VAX780: Fix Interval Timer logic
- Previous changes made to support 32V's 60HZ clock tick introduced changes
  which didn't properly handle increments and interrupt generation while single
  stepping the timer.

- The icr_rd routine returned an incorrect value when interpolation was
  necessary due to a missing cast when converting from double to uint32.

- Properly start the timer from the current state of the interval count register
  when the timer was previously stopped.
2016-06-20 15:56:19 -07:00
..
2011-04-15 08:35:43 -07:00
2011-04-15 08:35:43 -07:00
2011-04-15 08:35:43 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-06-11 08:30:36 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00
2013-03-24 16:47:25 -07:00
2016-05-15 15:25:33 -07:00
2016-05-15 15:25:33 -07:00