mirror of
https://github.com/wfjm/w11.git
synced 2026-04-27 12:39:59 +00:00
75 lines
2.4 KiB
VHDL
75 lines
2.4 KiB
VHDL
-- $Id: ram_2swsr_rfirst_gen_unisim.vhd 1181 2019-07-08 17:00:50Z mueller $
|
|
-- SPDX-License-Identifier: GPL-3.0-or-later
|
|
-- Copyright 2008- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
|
--
|
|
------------------------------------------------------------------------------
|
|
-- Module Name: ram_2swsr_rfirst_gen - syn
|
|
-- Description: Dual-Port RAM with with two synchronous read/write ports
|
|
-- and 'read-before-write' semantics (as block RAM).
|
|
-- Direct instantiation of Xilinx UNISIM primitives
|
|
--
|
|
-- Dependencies: -
|
|
-- Test bench: -
|
|
-- Target Devices: Spartan-3, Virtex-2,-4
|
|
-- Tool versions: ise 8.1-14.7; viv 2014.4; ghdl 0.18-0.31
|
|
-- Revision History:
|
|
-- Date Rev Version Comment
|
|
-- 2008-03-08 123 1.1 use now ram_2swsr_xfirst_gen_unisim
|
|
-- 2008-03-02 122 1.0 Initial version
|
|
------------------------------------------------------------------------------
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
|
|
library unisim;
|
|
use unisim.vcomponents.ALL;
|
|
|
|
use work.slvtypes.all;
|
|
use work.memlib.all;
|
|
|
|
entity ram_2swsr_rfirst_gen is -- RAM, 2 sync r/w ports, read first
|
|
generic (
|
|
AWIDTH : positive := 13; -- address port width 11/9 or 13/8
|
|
DWIDTH : positive := 8); -- data port width
|
|
port(
|
|
CLKA : in slbit; -- clock port A
|
|
CLKB : in slbit; -- clock port B
|
|
ENA : in slbit; -- enable port A
|
|
ENB : in slbit; -- enable port B
|
|
WEA : in slbit; -- write enable port A
|
|
WEB : in slbit; -- write enable port B
|
|
ADDRA : in slv(AWIDTH-1 downto 0); -- address port A
|
|
ADDRB : in slv(AWIDTH-1 downto 0); -- address port B
|
|
DIA : in slv(DWIDTH-1 downto 0); -- data in port A
|
|
DIB : in slv(DWIDTH-1 downto 0); -- data in port B
|
|
DOA : out slv(DWIDTH-1 downto 0); -- data out port A
|
|
DOB : out slv(DWIDTH-1 downto 0) -- data out port B
|
|
);
|
|
end ram_2swsr_rfirst_gen;
|
|
|
|
|
|
architecture syn of ram_2swsr_rfirst_gen is
|
|
begin
|
|
|
|
UMEM: ram_2swsr_xfirst_gen_unisim
|
|
generic map (
|
|
AWIDTH => AWIDTH,
|
|
DWIDTH => DWIDTH,
|
|
WRITE_MODE => "READ_FIRST")
|
|
port map (
|
|
CLKA => CLKA,
|
|
CLKB => CLKB,
|
|
ENA => ENA,
|
|
ENB => ENB,
|
|
WEA => WEA,
|
|
WEB => WEB,
|
|
ADDRA => ADDRA,
|
|
ADDRB => ADDRB,
|
|
DIA => DIA,
|
|
DIB => DIB,
|
|
DOA => DOA,
|
|
DOB => DOB
|
|
);
|
|
|
|
end syn;
|