1
0
mirror of https://github.com/wfjm/w11.git synced 2026-01-12 00:43:01 +00:00
wfjm.w11/tbrun.yml
wfjm 0c395856d7 add memlib/fifo_simple_dram + test benches
- add fifo_simple_dram: simple fifo with CE/WE interface, dram based
- add test benches for fifo_simple_dram, fifo_2c_dram, and fifo_2c_dram2
- add simclkv: test bench clock generator with variable period
2019-02-22 19:09:42 +01:00

25 lines
903 B
YAML

# $Id: tbrun.yml 1099 2018-12-31 09:07:36Z mueller $
#
# Revision History:
# Date Rev Version Comment
# 2018-12-30 1099 1.0.1 add tst_mig, bplib/mig
# 2016-08-27 802 1.0 Initial version
#
- include: rtl/vlib/memlib/tb/tbrun.yml
- include: rtl/vlib/comlib/tb/tbrun.yml
- include: rtl/vlib/serport/tb/tbrun.yml
- include: rtl/vlib/rlink/tb/tbrun.yml
- include: rtl/bplib/issi/tb/tbrun.yml
- include: rtl/bplib/micron/tb/tbrun.yml
- include: rtl/bplib/nxcramlib/tb/tbrun.yml
- include: rtl/bplib/s3board/tb/tbrun.yml
- include: rtl/bplib/cmoda7/tb/tbrun.yml
- include: rtl/bplib/mig/tb/tbrun.yml
- include: rtl/w11a/tb/tbrun.yml
- include: rtl/sys_gen/tst_serloop/tbrun.yml
- include: rtl/sys_gen/tst_rlink/tbrun.yml
- include: rtl/sys_gen/tst_rlink_cuff/tbrun.yml
- include: rtl/sys_gen/tst_mig/tbrun.yml
- include: rtl/sys_gen/tst_sram/tbrun.yml
- include: rtl/sys_gen/w11a/tbrun.yml