github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-26 11:51:56 +00:00
Code Issues Releases Wiki Activity

Demolition Derby: register snd_addr for better timings

Browse Source
This commit is contained in:
Gyorgy Szombathelyi
2019-12-15 14:11:52 +01:00
parent 64e045f6a1
commit 12dc03532b
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Arcade_MiST/Midway MCR 3/Demolition Derby_MiST/rtl/DDerby_MiST.sv
View File

@@ -135,7 +135,7 @@ sdram sdram(
.cpu1_addr ( ioctl_downl ? 16'hffff : {1'b0, rom_addr[15:1]} ),
.cpu1_q ( rom_do ),
.cpu2_addr ( ioctl_downl ? 16'hffff : (16'h8000 + snd_addr[14:1]) ),//Turbo Cheap Squeak
.cpu2_addr ( cpu2_addr ),//Turbo Cheap Squeak
.cpu2_q ( snd_do ),
// port2 for sprite graphics
@@ -151,6 +151,8 @@ sdram sdram(
.sp_q ( sp_do )
);
reg [15:0] cpu2_addr;
// ROM download controller
always @(posedge clk_sys) begin
reg ioctl_wr_last = 0;
@@ -162,6 +164,8 @@ always @(posedge clk_sys) begin
port2_req <= ~port2_req;
end
end
// register for better timings
cpu2_addr <= ioctl_downl ? 16'hffff : (16'h8000 + snd_addr[14:1]);
end
// reset signal generation