1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-18 00:52:09 +00:00

Repair Color Mode

This commit is contained in:
Gehstock 2018-09-29 15:20:55 +02:00
parent 28d25bb144
commit 1eafce18f6
3 changed files with 7 additions and 2 deletions

View File

@ -18,9 +18,14 @@ output [1:0] B
assign Synco_n = ~Sync;
assign CSDo = CSX_n & CSD_n;
//Note should be "Video ~& Video"
assign R = {Bout[7] & Video & ~Video, Bout[1] & Video};
assign G = {Bout[6] & Video & ~Video, Bout[2] & Video};
assign B = {Bout[5] & Video & ~Video, Bout[3] & Video};
/*
assign R = {Bout[7], Bout[1]};
assign G = {Bout[6], Bout[2]};
assign B = {Bout[5], Bout[3]};
assign B = {Bout[5], Bout[3]};*/
wire [7:0] Ain, Bin, Aout, Bout;
CPLD_74LS245 IC2 (

View File

@ -1,2 +1,2 @@
`define BUILD_DATE "180929"
`define BUILD_TIME "144420"
`define BUILD_TIME "151118"