github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-05-01 22:26:35 +00:00
Code Issues Releases Wiki Activity

Jackal: another port

Browse Source
This commit is contained in:
Gyorgy Szombathelyi
2021-07-30 13:32:41 +02:00
parent 6c0a02220f
commit 270dedfda2
31 changed files with 5863 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
common/CPU/MC6809/mc6809is.v
View File

@@ -535,13 +535,12 @@ endgenerate
///////////////////////////////////////////////////////////////////////
always @(posedge CLK)
always @(posedge CLK or posedge wNMIClear)
begin
reg old_sample;
old_sample <= NMISample2;
if (wNMIClear == 1) NMILatched <= 1;
else if(old_sample & ~NMISample2) NMILatched <= NMIMask;
if (wNMIClear == 1)
NMILatched <= 1;
else if (fallE_en && ~NMISample & NMISample2) // falling edge of NMISample2
NMILatched <= NMIMask;
end
//