1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-21 01:57:28 +00:00

Williams HW: update CPU in sound boards

This commit is contained in:
Gyorgy Szombathelyi 2020-03-11 13:49:04 +01:00
parent ceccc98d75
commit 56a5d095f5
4 changed files with 13 additions and 7941 deletions

View File

@ -45,18 +45,6 @@ set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name SYSTEMVERILOG_FILE rtl/Defender_MiST.sv
set_global_assignment -name VHDL_FILE rtl/defender.vhd
set_global_assignment -name VHDL_FILE rtl/defender_sound_board.vhd
set_global_assignment -name VHDL_FILE rtl/defender_cmos_ram.vhd
set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv
set_global_assignment -name VHDL_FILE rtl/pll_mist.vhd
set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd
set_global_assignment -name VHDL_FILE rtl/dpram.vhd
set_global_assignment -name VHDL_FILE rtl/cpu68.vhd
set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip
set_global_assignment -name VHDL_FILE ../../../common/CPU/MC6809/cpu09l_128a.vhd
set_global_assignment -name VHDL_FILE ../../../common/IO/pia6821.vhd
# Pin & Location Assignments
# ==========================
@ -223,4 +211,16 @@ set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -
# end ENTITY(Defender_MiST)
# -------------------------
set_global_assignment -name SYSTEMVERILOG_FILE rtl/Defender_MiST.sv
set_global_assignment -name VHDL_FILE rtl/defender.vhd
set_global_assignment -name VHDL_FILE rtl/defender_sound_board.vhd
set_global_assignment -name VHDL_FILE rtl/defender_cmos_ram.vhd
set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv
set_global_assignment -name VHDL_FILE rtl/pll_mist.vhd
set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd
set_global_assignment -name VHDL_FILE rtl/dpram.vhd
set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip
set_global_assignment -name VHDL_FILE ../../../common/CPU/MC6809/cpu09l_128a.vhd
set_global_assignment -name VHDL_FILE ../../../common/IO/pia6821.vhd
set_global_assignment -name VHDL_FILE ../../../common/CPU/6800/cpu68.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

View File

@ -217,15 +217,13 @@ set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv
set_global_assignment -name VHDL_FILE rtl/pll_mist.vhd
set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd
set_global_assignment -name VHDL_FILE rtl/dpram.vhd
set_global_assignment -name VHDL_FILE rtl/cpu68.vhd
set_global_assignment -name VHDL_FILE rtl/robotron_soc.vhd
set_global_assignment -name VHDL_FILE rtl/robotron_cpu/sc1.vhd
set_global_assignment -name VHDL_FILE rtl/robotron_cpu/robotron_cpu.vhd
set_global_assignment -name VHDL_FILE rtl/robotron_cpu/decoder_6.vhd
set_global_assignment -name VHDL_FILE rtl/robotron_cpu/decoder_4.vhd
set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip
set_global_assignment -name VHDL_FILE ../../../common/CPU/MC6809/cpu09l_128a.vhd
set_global_assignment -name VHDL_FILE ../../../common/IO/pia6821.vhd
set_global_assignment -name VERILOG_FILE ../../../common/CPU/MC6809/mc6809i.v
set_global_assignment -name SIGNALTAP_FILE output_files/cpu1.stp
set_global_assignment -name VHDL_FILE ../../../common/CPU/6800/cpu68.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top