1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-13 15:17:55 +00:00

Create cpu86.qip

This commit is contained in:
Marcel 2020-06-05 18:23:24 +02:00
parent d0ec261a6e
commit 84eb1bf630

View File

@ -0,0 +1,21 @@
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu86pack.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu86instr.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) biufsm_fsm.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) a_table.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) d_table.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) n_table.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) r_table.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) m_table.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) formatter_struct.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) regshiftmux_regshift.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) biu_struct.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) dataregfile_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) segregfile_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) divider_rtl_ser.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) multiplier_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) alu_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ipregister_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) datapath_struct.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) proc_rtl.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu86_struct.vhd ]