github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-21 18:04:59 +00:00
Code Issues Releases Wiki Activity

Time Pilot 84: update filters

Browse Source
This commit is contained in:
Gyorgy Szombathelyi 2021-04-22 11:35:25 +02:00
parent 9f3bca53e2
commit 8b76ccd312
3 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
Arcade_MiST/Konami TimePilot84/rtl/Filters/tp84_lpf_heavy.v
View File

@ -27,13 +27,13 @@ module tp84_lpf_heavy(
input signed [15:0] in,
output signed [15:0] out);
reg [9:0] div = 64; //Sample at 12.228/64 = 192000Hz
reg [9:0] div = 73; //Sample at 14/73 ~ 192000Hz
//Coefficients computed with Octave/Matlab/Online filter calculators.
//or with scipy.signal.bessel or similar tools
//0.0083012547, 0.0083012547
//1.0000000, -0.98339749
//0.0050118701, 0.0050118701
//1.0000000, -0.98997626
reg signed [17:0] A2;
reg signed [17:0] B2;
reg signed [17:0] B1;
@ -41,9 +41,9 @@ module tp84_lpf_heavy(
wire signed [15:0] audio_post_lpf1;
always @ (*) begin
A2 = -18'd32223;
B1 = 18'd272;
B2 = 18'd272;
A2 = -18'd32440;
B1 = 18'd164;
B2 = 18'd164;
end
iir_1st_order lpf6db(.clk(clk),

2
Arcade_MiST/Konami TimePilot84/rtl/Filters/tp84_lpf_light.v
View File

@ -27,7 +27,7 @@ module tp84_lpf_light(
input signed [15:0] in,
output signed [15:0] out);
reg [9:0] div = 64; //Sample at 12.228/64 = 192000Hz
reg [9:0] div = 73; //Sample at 14/73 ~ 192000Hz
//Coefficients computed with Octave/Matlab/Online filter calculators.
//or with scipy.signal.bessel or similar tools

12
Arcade_MiST/Konami TimePilot84/rtl/Filters/tp84_lpf_medium.v
View File

@ -27,13 +27,13 @@ module tp84_lpf_medium(
input signed [15:0] in,
output signed [15:0] out);
reg [9:0] div = 64; //Sample at 12.228/64 = 192000Hz
reg [9:0] div = 73; //Sample at 14/73 ~ 192000Hz
//Coefficients computed with Octave/Matlab/Online filter calculators.
//or with scipy.signal.bessel or similar tools
//0.0047326727, 0.0047326727
//1.0000000, -0.99053465
//0.0055103045, 0.0055103045
//1.0000000, -0.98897939
reg signed [17:0] A2;
reg signed [17:0] B2;
reg signed [17:0] B1;
@ -41,9 +41,9 @@ module tp84_lpf_medium(
wire signed [15:0] audio_post_lpf1;
always @ (*) begin
A2 = -18'd32457;
B1 = 18'd155;
B2 = 18'd155;
A2 = -18'd32406;
B1 = 18'd181;
B2 = 18'd181;
end
iir_1st_order lpf6db(.clk(clk),