github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-09 12:05:55 +00:00
Code Issues Releases Wiki Activity

Update mc6809.qip

Browse Source
This commit is contained in:
Gehstock
2020-05-13 16:48:20 +02:00
parent 598949923b
commit a34b1d21d8
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
common/CPU/MC6809/mc6809.qip
View File

@@ -1,4 +1,4 @@
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu09l_128a.vhd ]
set_global_assignment -name VERILOG [file join $::quartus(qip_path) mc6809.v ]
set_global_assignment -name VERILOG [file join $::quartus(qip_path) mc6809i.v ]
set_global_assignment -name VERILOG [file join $::quartus(qip_path) mc6809is.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809i.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809is.v ]