1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-06 02:58:52 +00:00

Update PKWARS_MiST.sv

This commit is contained in:
Marcel
2020-06-01 03:35:50 +02:00
committed by GitHub
parent c5305e7bfd
commit cb417476f4

View File

@@ -103,7 +103,7 @@ wire [13:0] gfx_rom_addr;
wire [31:0] gfx_rom_do;
wire [24:0] bg_ioctl_addr = ioctl_addr - 17'h8000;
wire [24:0] bg_ioctl_addr = ioctl_addr - 17'h10000;
reg port1_req, port2_req;
sdram sdram(