github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-30 19:05:00 +00:00
Code Issues Releases Wiki Activity

Vectrex: adjust video timings for 24MHz system clock

Browse Source
This commit is contained in:
Gyorgy Szombathelyi
2019-05-31 11:55:47 +02:00
parent 2b9d7ac872
commit d646127d03
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Console_MiST/GCE - Vectrex_MiST/rtl/vectrex.vhd
View File

@@ -719,7 +719,7 @@ begin
if rising_edge(clock_24) then
hcnt <= hcnt + '1';
if hcnt = 799 then
if hcnt = 767 then --799 for 25 MHz
hcnt <= (others => '0');
if vcnt = 523 then
vcnt <= (others => '0');
@@ -730,7 +730,7 @@ begin
if vcnt = 1 then video_vs <= '1'; end if;
end if;
if hcnt = 799 then video_hs <= '0'; end if;
if hcnt = 767 then video_hs <= '0'; end if; --799 for 25 MHz
if hcnt = 90 then video_hs <= '1'; end if;
if vcnt_video = 0 or vcnt_video = (max_v-1) then