github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-09 03:59:39 +00:00
Code Issues Releases Wiki Activity

Update bram.vhd

Browse Source
This commit is contained in:
Marcel
2021-12-12 21:33:46 +01:00
committed by GitHub
parent 745ff6a00d
commit e7975451a1
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Arcade_MiST/Universal Cosmic Hardware/rtl/bram.vhd
View File

@@ -38,7 +38,7 @@ BEGIN
GENERIC MAP (
clock_enable_input_a => "BYPASS",
clock_enable_output_a => "BYPASS",
intended_device_family => "Cyclone V",
intended_device_family => "Cyclone III",
lpm_hint => "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME="&mem_name,
lpm_type => "altsyncram",
numwords_a => 2**addr_width,
@@ -159,7 +159,7 @@ BEGIN
clock_enable_output_a => "BYPASS",
clock_enable_output_b => "BYPASS",
indata_reg_b => "CLOCK1",
intended_device_family => "Cyclone V",
intended_device_family => "Cyclone III",
lpm_type => "altsyncram",
numwords_a => 2**addr_width_a,
numwords_b => 2**addr_width_b,