1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-17 21:17:11 +00:00
Commit Graph

3 Commits

Author SHA1 Message Date
Gyorgy Szombathelyi
e74e5f77f8 MiST-common: add a signal to select the scandoubler pixel clock
clk_sys/4 (default) or clk_sys/2
2019-06-13 19:25:08 +02:00
Gyorgy Szombathelyi
13f7290188 Forgot to expand non-scandoubled video input 2019-06-04 16:10:42 +02:00
Gyorgy Szombathelyi
30bf24c2dd Add common MiST components 2019-06-03 19:47:05 +02:00