mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-05-04 15:26:01 +00:00
5 lines
353 B
Plaintext
5 lines
353 B
Plaintext
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu09.vhd ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809i.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809is.v ]
|