github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-07 00:27:10 +00:00
Code Issues Releases Wiki Activity

Sync

Browse Source
This commit is contained in:
Gehstock
2020-05-13 17:33:16 +02:00
parent a34b1d21d8
commit cbf1da5415
2 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

0
common/CPU/cpu09.vhd → common/CPU/MC6809/cpu09.vhd
View File

2
common/CPU/MC6809/mc6809.qip
View File

@@ -1,4 +1,4 @@
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu09l_128a.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu09.vhd ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809i.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mc6809is.v ]