mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-05-03 06:49:08 +00:00
7 lines
382 B
Plaintext
7 lines
382 B
Plaintext
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205_adpcm.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205_timing.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt5205_interpol2x.v ]
|
|
|
|
|