mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-05-04 07:19:03 +00:00
4 lines
192 B
Plaintext
4 lines
192 B
Plaintext
set_global_assignment -name IP_TOOL_NAME "RAM: 2-PORT"
|
|
set_global_assignment -name IP_TOOL_VERSION "13.1"
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "RAM16X1D.vhd"]
|