1
0
mirror of synced 2026-01-13 15:27:51 +00:00
2019-10-19 14:47:42 -07:00

13 lines
458 B
Markdown

# Quad-issue Superscalar RISCV
- Up to four instructions can be simultaneously issued and retired.
- ALU cores are combinational.
- Core can handle branches which occur in any of the four pipelines.
- Can also handle register dependancies in the pipeline.
** Very incomplete! Once it was able to issue multiple instructions and handle branches and register dependancies I got bored and moved on! :)
For questions email me at www.MicroCoreLabs.com