github.com/SukkoPera.Raemixx500
1
0
Fork 0
mirror of https://github.com/SukkoPera/Raemixx500.git synced 2026-03-10 04:44:28 +00:00
Code Issues Releases Wiki Activity

Add trapdoor connector

Browse Source
This commit is contained in:
SukkoPera
2019-04-24 01:51:22 +02:00
parent a260eecc0c
commit bb1442009d
17 changed files with 657 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

68
Raemix500-cache.lib
View File

@@ -1557,6 +1557,74 @@ X GND 8 0 -400 200 U 50 50 2 1 W
ENDDRAW
ENDDEF
#
# TRAPDOOR_TRAPDOOR
#
DEF TRAPDOOR_TRAPDOOR U 0 40 Y Y 1 F N
F0 "U" 0 -100 50 H V C CNN
F1 "TRAPDOOR_TRAPDOOR" 0 100 50 H V C CNN
F2 "MODULE" 0 0 50 H I C CNN
F3 "DOCUMENTATION" 0 0 50 H I C CNN
DRAW
S -450 -1550 450 1550 1 0 0 N
X PIN1 1 -750 1350 300 R 50 50 1 1 I
X PIN10 10 750 950 300 L 50 50 1 1 I
X PIN11 11 -750 850 300 R 50 50 1 1 I
X PIN12 12 750 850 300 L 50 50 1 1 I
X PIN13 13 -750 750 300 R 50 50 1 1 I
X PIN14 14 750 750 300 L 50 50 1 1 I
X PIN15 15 -750 650 300 R 50 50 1 1 I
X PIN16 16 750 650 300 L 50 50 1 1 I
X PIN17 17 -750 550 300 R 50 50 1 1 I
X PIN18 18 750 550 300 L 50 50 1 1 I
X PIN19 19 -750 450 300 R 50 50 1 1 I
X PIN2 2 750 1350 300 L 50 50 1 1 I
X PIN20 20 750 450 300 L 50 50 1 1 I
X PIN21 21 -750 350 300 R 50 50 1 1 I
X PIN22 22 750 350 300 L 50 50 1 1 I
X PIN23 23 -750 250 300 R 50 50 1 1 I
X PIN24 24 750 250 300 L 50 50 1 1 I
X PIN25 25 -750 150 300 R 50 50 1 1 I
X PIN26 26 750 150 300 L 50 50 1 1 I
X PIN27 27 -750 50 300 R 50 50 1 1 I
X PIN28 28 750 50 300 L 50 50 1 1 I
X PIN29 29 -750 -50 300 R 50 50 1 1 I
X PIN3 3 -750 1250 300 R 50 50 1 1 I
X PIN30 30 750 -50 300 L 50 50 1 1 I
X PIN31 31 -750 -150 300 R 50 50 1 1 I
X PIN32 32 750 -150 300 L 50 50 1 1 I
X PIN33 33 -750 -250 300 R 50 50 1 1 I
X PIN34 34 750 -250 300 L 50 50 1 1 I
X PIN35 35 -750 -350 300 R 50 50 1 1 I
X PIN36 36 750 -350 300 L 50 50 1 1 I
X PIN37 37 -750 -450 300 R 50 50 1 1 I
X PIN38 38 750 -450 300 L 50 50 1 1 I
X PIN39 39 -750 -550 300 R 50 50 1 1 I
X PIN4 4 750 1250 300 L 50 50 1 1 I
X PIN40 40 750 -550 300 L 50 50 1 1 I
X PIN41 41 -750 -650 300 R 50 50 1 1 I
X PIN42 42 750 -650 300 L 50 50 1 1 I
X PIN43 43 -750 -750 300 R 50 50 1 1 I
X PIN44 44 750 -750 300 L 50 50 1 1 I
X PIN45 45 -750 -850 300 R 50 50 1 1 I
X PIN46 46 750 -850 300 L 50 50 1 1 I
X PIN47 47 -750 -950 300 R 50 50 1 1 I
X PIN48 48 750 -950 300 L 50 50 1 1 I
X PIN49 49 -750 -1050 300 R 50 50 1 1 I
X PIN5 5 -750 1150 300 R 50 50 1 1 I
X PIN50 50 750 -1050 300 L 50 50 1 1 I
X PIN51 51 -750 -1150 300 R 50 50 1 1 I
X PIN52 52 750 -1150 300 L 50 50 1 1 I
X PIN53 53 -750 -1250 300 R 50 50 1 1 I
X PIN54 54 750 -1250 300 L 50 50 1 1 I
X PIN55 55 -750 -1350 300 R 50 50 1 1 I
X PIN56 56 750 -1350 300 L 50 50 1 1 I
X PIN6 6 750 1150 300 L 50 50 1 1 I
X PIN7 7 -750 1050 300 R 50 50 1 1 I
X PIN8 8 750 1050 300 L 50 50 1 1 I
X PIN9 9 -750 950 300 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Transistor_BJT_2N3904
#
DEF Transistor_BJT_2N3904 Q 0 0 Y N 1 F N

12
Raemix500.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 13
Sheet 1 14
Title "Rämixx500"
Date "2019-04-17"
Rev "1git"
@@ -63,7 +63,7 @@ F0 "Kickstart ROM" 50
F1 "rom.sch" 50
$EndSheet
$Sheet
S 6975 4125 1370 1010
S 6975 4125 1405 865
U 5D88EC26
F0 "Clock Distribution" 50
F1 "clockdist.sch" 50
@@ -75,7 +75,7 @@ F0 "Expansion Bus" 50
F1 "expansion.sch" 50
$EndSheet
$Sheet
S 9470 2840 1415 795
S 9475 4125 1415 795
U 5E9E4C57
F0 "Power & Decoupling" 50
F1 "power.sch" 50
@@ -86,4 +86,10 @@ U 5CF615AB
F0 "Real-Time Clock" 50
F1 "rtc.sch" 50
$EndSheet
$Sheet
S 9495 2675 1370 905
U 5D00C589
F0 "Trapdoor Expansion" 50
F1 "trapdoor.sch" 50
$EndSheet
$EndSCHEMATC

2
audio.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 5 13
Sheet 5 14
Title "Rämixx500"
Date "2019-04-16"
Rev "1git"

2
cias.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 6 13
Sheet 6 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

2
clockdist.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 10 13
Sheet 10 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

2
cpu.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 2 13
Sheet 2 14
Title "Rämixx500"
Date "2019-04-11"
Rev "1git"

2
expansion.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 11 13
Sheet 11 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

2
floppy.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 7 13
Sheet 7 14
Title "Rämixx500"
Date "2019-04-18"
Rev "1git"

71
libs/TRAPDOOR.lib Normal file
View File

@@ -0,0 +1,71 @@
EESchema-LIBRARY Version 2.2 Date: 23/04/2019-23:04:32
#
# TRAPDOOR
#
DEF TRAPDOOR U 0 40 Y Y 1 0 N
F0 "U" 0 -100 50 H V C C
F1 "TRAPDOOR" 0 100 50 H V C C
F2 "MODULE" 0 0 50 H I C C
F3 "DOCUMENTATION" 0 0 50 H I C C
DRAW
S -450 -1550 450 1550 1 0 0 N
X PIN1 1 -750 1350 300 R 50 50 1 1 I
X PIN2 2 750 1350 300 L 50 50 1 1 I
X PIN3 3 -750 1250 300 R 50 50 1 1 I
X PIN4 4 750 1250 300 L 50 50 1 1 I
X PIN5 5 -750 1150 300 R 50 50 1 1 I
X PIN6 6 750 1150 300 L 50 50 1 1 I
X PIN7 7 -750 1050 300 R 50 50 1 1 I
X PIN8 8 750 1050 300 L 50 50 1 1 I
X PIN9 9 -750 950 300 R 50 50 1 1 I
X PIN10 10 750 950 300 L 50 50 1 1 I
X PIN11 11 -750 850 300 R 50 50 1 1 I
X PIN12 12 750 850 300 L 50 50 1 1 I
X PIN13 13 -750 750 300 R 50 50 1 1 I
X PIN14 14 750 750 300 L 50 50 1 1 I
X PIN15 15 -750 650 300 R 50 50 1 1 I
X PIN16 16 750 650 300 L 50 50 1 1 I
X PIN17 17 -750 550 300 R 50 50 1 1 I
X PIN18 18 750 550 300 L 50 50 1 1 I
X PIN19 19 -750 450 300 R 50 50 1 1 I
X PIN20 20 750 450 300 L 50 50 1 1 I
X PIN21 21 -750 350 300 R 50 50 1 1 I
X PIN22 22 750 350 300 L 50 50 1 1 I
X PIN23 23 -750 250 300 R 50 50 1 1 I
X PIN24 24 750 250 300 L 50 50 1 1 I
X PIN25 25 -750 150 300 R 50 50 1 1 I
X PIN26 26 750 150 300 L 50 50 1 1 I
X PIN27 27 -750 50 300 R 50 50 1 1 I
X PIN28 28 750 50 300 L 50 50 1 1 I
X PIN29 29 -750 -50 300 R 50 50 1 1 I
X PIN30 30 750 -50 300 L 50 50 1 1 I
X PIN31 31 -750 -150 300 R 50 50 1 1 I
X PIN32 32 750 -150 300 L 50 50 1 1 I
X PIN33 33 -750 -250 300 R 50 50 1 1 I
X PIN34 34 750 -250 300 L 50 50 1 1 I
X PIN35 35 -750 -350 300 R 50 50 1 1 I
X PIN36 36 750 -350 300 L 50 50 1 1 I
X PIN37 37 -750 -450 300 R 50 50 1 1 I
X PIN38 38 750 -450 300 L 50 50 1 1 I
X PIN39 39 -750 -550 300 R 50 50 1 1 I
X PIN40 40 750 -550 300 L 50 50 1 1 I
X PIN41 41 -750 -650 300 R 50 50 1 1 I
X PIN42 42 750 -650 300 L 50 50 1 1 I
X PIN43 43 -750 -750 300 R 50 50 1 1 I
X PIN44 44 750 -750 300 L 50 50 1 1 I
X PIN45 45 -750 -850 300 R 50 50 1 1 I
X PIN46 46 750 -850 300 L 50 50 1 1 I
X PIN47 47 -750 -950 300 R 50 50 1 1 I
X PIN48 48 750 -950 300 L 50 50 1 1 I
X PIN49 49 -750 -1050 300 R 50 50 1 1 I
X PIN50 50 750 -1050 300 L 50 50 1 1 I
X PIN51 51 -750 -1150 300 R 50 50 1 1 I
X PIN52 52 750 -1150 300 L 50 50 1 1 I
X PIN53 53 -750 -1250 300 R 50 50 1 1 I
X PIN54 54 750 -1250 300 L 50 50 1 1 I
X PIN55 55 -750 -1350 300 R 50 50 1 1 I
X PIN56 56 750 -1350 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library

2
power.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 12 13
Sheet 12 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

2
ram.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 3 13
Sheet 3 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

2
rom.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 9 13
Sheet 9 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

29
rtc.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 13 13
Sheet 13 14
Title "Rämixx500"
Date "2019-04-23"
Rev "1git"
@@ -259,22 +259,20 @@ Wire Wire Line
Entry Wire Line
2595 2525 2495 2425
Wire Wire Line
2595 2525 3090 2525
2595 2525 2870 2525
Text Label 2610 2525 0 50 ~ 0
a15
$Comp
L 74xx:74LS05 U36
U 6 1 5CF8B8D2
P 3390 2525
F 0 "U36" H 3355 2525 50 0000 C CNN
F 1 "74LS05" H 3460 2670 50 0000 C CNN
F 2 "Package_DIP:DIP-14_W7.62mm_Socket_LongPads" H 3390 2525 50 0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS05" H 3390 2525 50 0001 C CNN
6 3390 2525
P 3170 2525
F 0 "U36" H 3135 2525 50 0000 C CNN
F 1 "74LS05" H 3240 2670 50 0000 C CNN
F 2 "Package_DIP:DIP-14_W7.62mm_Socket_LongPads" H 3170 2525 50 0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS05" H 3170 2525 50 0001 C CNN
6 3170 2525
1 0 0 -1
$EndComp
Wire Wire Line
3690 2525 4015 2525
Wire Wire Line
2595 1275 7245 1275
$Comp
@@ -484,6 +482,17 @@ F 3 "~" H 3365 5100 50 0001 C CNN
$EndComp
Text Notes 3170 5025 2 50 ~ 0
This diode replaces R913 on the original schematics\nso that we can use a non-rechargeable battery. Use\na Schottky diode to minimize the voltage drop.
Wire Wire Line
3470 2525 3595 2525
Wire Wire Line
3595 2525 3595 1700
Wire Wire Line
3595 1700 3745 1700
Text GLabel 3745 1700 2 50 Output ~ 0
~CLKCS
Connection ~ 3595 2525
Wire Wire Line
3595 2525 4015 2525
Wire Bus Line
6845 1675 6845 1975
Wire Bus Line

1
sym-lib-table
View File

@@ -28,4 +28,5 @@
(lib (name amipower)(type Legacy)(uri ${KIPRJMOD}/libs/amipower.lib)(options "")(descr ""))
(lib (name linefilter)(type Legacy)(uri ${KIPRJMOD}/libs/linefilter.lib)(options "")(descr ""))
(lib (name MSM6242B)(type Legacy)(uri ${KIPRJMOD}/libs/MSM6242B.lib)(options "")(descr ""))
(lib (name TRAPDOOR)(type Legacy)(uri ${KIPRJMOD}/libs/TRAPDOOR.lib)(options "")(descr ""))
)

2
terminators.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 8 13
Sheet 8 14
Title "Rämixx500"
Date "2019-04-20"
Rev "1git"

478
trapdoor.sch Normal file
View File

@@ -0,0 +1,478 @@
EESchema Schematic File Version 4
LIBS:Raemix500-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 14 14
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L TRAPDOOR:TRAPDOOR P9
U 1 1 5D00E3F8
P 6155 3730
F 0 "P9" H 6155 5445 50 0000 C CNN
F 1 "TRAPDOOR" H 6155 5354 50 0000 C CNN
F 2 "MODULE" H 6155 3730 50 0001 C CNN
F 3 "DOCUMENTATION" H 6155 3730 50 0001 C CNN
1 6155 3730
1 0 0 -1
$EndComp
Wire Wire Line
5405 3280 4970 3280
Wire Wire Line
5405 3180 4970 3180
Wire Wire Line
5405 3080 4970 3080
Wire Wire Line
5405 2980 4970 2980
Wire Wire Line
5405 2880 4970 2880
Wire Wire Line
5405 2780 4970 2780
Wire Wire Line
5405 2680 4970 2680
Wire Wire Line
5405 2580 4970 2580
Entry Wire Line
4870 2480 4970 2580
Entry Wire Line
4870 2580 4970 2680
Entry Wire Line
4870 2680 4970 2780
Entry Wire Line
4870 2780 4970 2880
Entry Wire Line
4870 2880 4970 2980
Entry Wire Line
4870 2980 4970 3080
Entry Wire Line
4870 3080 4970 3180
Text Label 5365 2880 2 50 ~ 0
drd6
Text Label 5365 2780 2 50 ~ 0
drd4
Text Label 5365 2680 2 50 ~ 0
drd2
Text Label 5365 2580 2 50 ~ 0
drd0
Text Label 5365 3280 2 50 ~ 0
drd14
Text Label 5365 3180 2 50 ~ 0
drd12
Text Label 5365 3080 2 50 ~ 0
drd10
Text Label 5365 2980 2 50 ~ 0
drd8
Wire Wire Line
6905 3280 7340 3280
Wire Wire Line
6905 3180 7340 3180
Wire Wire Line
6905 3080 7340 3080
Wire Wire Line
6905 2980 7340 2980
Wire Wire Line
6905 2880 7340 2880
Wire Wire Line
6905 2780 7340 2780
Wire Wire Line
6905 2680 7340 2680
Wire Wire Line
6905 2580 7340 2580
Entry Wire Line
7440 2480 7340 2580
Entry Wire Line
7440 2580 7340 2680
Entry Wire Line
7440 2680 7340 2780
Entry Wire Line
7440 2780 7340 2880
Entry Wire Line
7440 2880 7340 2980
Entry Wire Line
7440 2980 7340 3080
Entry Wire Line
7440 3080 7340 3180
Entry Wire Line
7440 3180 7340 3280
Text Label 6945 2880 0 50 ~ 0
drd7
Text Label 6945 2780 0 50 ~ 0
drd5
Text Label 6945 2680 0 50 ~ 0
drd3
Text Label 6945 2580 0 50 ~ 0
drd1
Text Label 6945 3280 0 50 ~ 0
drd15
Text Label 6945 3180 0 50 ~ 0
drd13
Text Label 6945 3080 0 50 ~ 0
drd11
Text Label 6945 2980 0 50 ~ 0
drd9
Wire Wire Line
6905 5080 7740 5080
Wire Wire Line
7740 5080 7740 5010
Wire Wire Line
5405 5080 4590 5080
Wire Wire Line
4590 5080 4590 5010
$Comp
L power:-12V #PWR?
U 1 1 5D01CBE0
P 7740 5010
AR Path="/5D2DC3A1/5D01CBE0" Ref="#PWR?" Part="1"
AR Path="/5E813DC5/5D01CBE0" Ref="#PWR?" Part="1"
AR Path="/5D00C589/5D01CBE0" Ref="#PWR?" Part="1"
F 0 "#PWR?" H 7740 5110 50 0001 C CNN
F 1 "-12V" H 7755 5183 50 0000 C CNN
F 2 "" H 7740 5010 50 0001 C CNN
F 3 "" H 7740 5010 50 0001 C CNN
1 7740 5010
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D01CBE6
P 4590 5010
AR Path="/5E813DC5/5D01CBE6" Ref="#PWR?" Part="1"
AR Path="/5D00C589/5D01CBE6" Ref="#PWR?" Part="1"
F 0 "#PWR?" H 4590 4860 50 0001 C CNN
F 1 "+12V" H 4605 5183 50 0000 C CNN
F 2 "" H 4590 5010 50 0001 C CNN
F 3 "" H 4590 5010 50 0001 C CNN
1 4590 5010
-1 0 0 -1
$EndComp
Wire Wire Line
5405 2480 5200 2480
Wire Wire Line
5200 2480 5200 3380
$Comp
L power:GND #PWR?
U 1 1 5D01F772
P 5200 5725
F 0 "#PWR?" H 5200 5475 50 0001 C CNN
F 1 "GND" H 5205 5552 50 0000 C CNN
F 2 "" H 5200 5725 50 0001 C CNN
F 3 "" H 5200 5725 50 0001 C CNN
1 5200 5725
1 0 0 -1
$EndComp
Wire Wire Line
5405 3380 5200 3380
Connection ~ 5200 3380
Wire Wire Line
5200 3380 5200 4980
Wire Wire Line
5405 4980 5200 4980
Connection ~ 5200 4980
Wire Wire Line
5200 4980 5200 5725
$Comp
L power:GND #PWR?
U 1 1 5D021162
P 7110 5725
F 0 "#PWR?" H 7110 5475 50 0001 C CNN
F 1 "GND" H 7115 5552 50 0000 C CNN
F 2 "" H 7110 5725 50 0001 C CNN
F 3 "" H 7110 5725 50 0001 C CNN
1 7110 5725
-1 0 0 -1
$EndComp
Wire Wire Line
6905 4980 7110 4980
Connection ~ 7110 4980
Wire Wire Line
7110 4980 7110 5725
Wire Wire Line
6905 3980 7110 3980
Connection ~ 7110 3980
Wire Wire Line
7110 3980 7110 4980
Wire Wire Line
6905 4880 6995 4880
Wire Wire Line
7225 4880 7225 2380
$Comp
L power:VCC #PWR?
U 1 1 5D0263FC
P 7225 1660
F 0 "#PWR?" H 7225 1510 50 0001 C CNN
F 1 "VCC" H 7242 1833 50 0000 C CNN
F 2 "" H 7225 1660 50 0001 C CNN
F 3 "" H 7225 1660 50 0001 C CNN
1 7225 1660
1 0 0 -1
$EndComp
Wire Wire Line
6905 3380 7110 3380
Wire Wire Line
7110 3380 7110 3980
Wire Wire Line
6905 2380 7225 2380
Connection ~ 7225 2380
Wire Wire Line
7225 2380 7225 1850
Wire Wire Line
5405 2380 5200 2380
Wire Wire Line
5200 2380 5200 1850
Wire Wire Line
5200 1850 7225 1850
Connection ~ 7225 1850
Wire Wire Line
7225 1850 7225 1660
Wire Wire Line
5405 4880 5305 4880
Wire Wire Line
5305 4880 5305 5380
Wire Wire Line
5305 5380 6995 5380
Wire Wire Line
6995 5380 6995 4880
Connection ~ 6995 4880
Wire Wire Line
6995 4880 7225 4880
Wire Wire Line
6905 2480 7110 2480
Wire Wire Line
7110 2480 7110 3380
Connection ~ 7110 3380
Wire Bus Line
4870 1210 7440 1210
Text GLabel 2895 1360 0 50 Input ~ 0
BDRA[0..9]
Text Label 2995 1360 0 50 ~ 0
bdra[0..9]
Wire Bus Line
2895 1360 4420 1360
Text GLabel 2895 1210 0 50 BiDi ~ 0
DRD[0..15]
Text Label 2995 1210 0 50 ~ 0
drd[0..15]
Wire Bus Line
4870 1210 2895 1210
Connection ~ 4870 1210
Entry Wire Line
4520 3880 4420 3780
Entry Wire Line
4520 3780 4420 3680
Entry Wire Line
4520 3680 4420 3580
Entry Wire Line
4520 3580 4420 3480
Entry Wire Line
4520 3480 4420 3380
Text Label 4585 3880 0 50 ~ 0
bdra8
Text Label 4585 3780 0 50 ~ 0
bdra6
Text Label 4585 3680 0 50 ~ 0
bdra4
Text Label 4585 3580 0 50 ~ 0
bdra2
Text Label 4585 3480 0 50 ~ 0
bdra0
Wire Wire Line
5405 3880 4520 3880
Wire Wire Line
5405 3780 4520 3780
Wire Wire Line
5405 3680 4520 3680
Wire Wire Line
5405 3580 4520 3580
Wire Wire Line
5405 3480 4520 3480
Entry Wire Line
4870 3180 4970 3280
Wire Wire Line
6905 3480 7790 3480
Wire Wire Line
6905 3580 7790 3580
Wire Wire Line
6905 3680 7790 3680
Wire Wire Line
6905 3780 7790 3780
Text Label 7725 3480 2 50 ~ 0
bdra1
Text Label 7725 3580 2 50 ~ 0
bdra3
Text Label 7725 3680 2 50 ~ 0
bdra5
Text Label 7725 3780 2 50 ~ 0
bdra7
Entry Wire Line
7790 3480 7890 3380
Entry Wire Line
7790 3580 7890 3480
Entry Wire Line
7790 3680 7890 3580
Entry Wire Line
7790 3780 7890 3680
Wire Bus Line
7890 1360 4420 1360
Connection ~ 4420 1360
$Comp
L Jumper:Jumper_3_Bridged12 JP7B?
U 1 1 5D0BD392
P 9705 4200
AR Path="/5E7E9EC4/5D0BD392" Ref="JP7B?" Part="1"
AR Path="/5D00C589/5D0BD392" Ref="JP7A" Part="1"
F 0 "JP7A" V 9705 4267 50 0000 L CNN
F 1 "Jumper_3_Bridged12" V 9660 4266 50 0001 L CNN
F 2 "Raemixx500:Jumper3-Bridged12" H 9705 4200 50 0001 C CNN
F 3 "~" H 9705 4200 50 0001 C CNN
1 9705 4200
0 -1 1 0
$EndComp
Wire Wire Line
9705 4450 9705 4580
Wire Wire Line
9855 4200 10010 4200
Text GLabel 10010 4200 2 50 Output ~ 0
~EXTICK
Wire Wire Line
9705 3880 9705 3950
Wire Wire Line
6905 3880 9705 3880
$Comp
L power:GND #PWR?
U 1 1 5D0CF224
P 9705 4580
F 0 "#PWR?" H 9705 4330 50 0001 C CNN
F 1 "GND" H 9710 4407 50 0000 C CNN
F 2 "" H 9705 4580 50 0001 C CNN
F 3 "" H 9705 4580 50 0001 C CNN
1 9705 4580
-1 0 0 -1
$EndComp
Wire Wire Line
5405 4080 3625 4080
Wire Wire Line
5405 4180 3955 4180
Wire Wire Line
5405 4280 3625 4280
Text GLabel 3625 4080 0 50 Input ~ 0
~BCASL1
Text GLabel 3955 4180 0 50 Input ~ 0
~BRAS1
Text GLabel 3625 4280 0 50 Input ~ 0
~BWE
Wire Wire Line
6905 4080 7890 4080
Wire Wire Line
6905 4180 7550 4180
Wire Wire Line
6905 4280 7890 4280
Text GLabel 7890 4080 2 50 Input ~ 0
~BCASU1
Text GLabel 7550 4180 2 50 Input ~ 0
~BRAS0
Text GLabel 7890 4280 2 50 Input ~ 0
~CCK_A
Wire Wire Line
5405 4380 4285 4380
Wire Wire Line
5405 4480 4285 4480
Entry Wire Line
8070 4580 7970 4480
Entry Wire Line
4185 4580 4285 4480
Entry Wire Line
8070 4480 7970 4380
Entry Wire Line
4185 4480 4285 4380
Text GLabel 2760 5615 0 50 Input ~ 0
D[0..15]
Text Label 2860 5615 0 50 ~ 0
d[0..15]
Wire Bus Line
4185 5615 2760 5615
Text Label 7065 4480 2 50 ~ 0
d3
Text Label 5245 4480 0 50 ~ 0
d2
Text Label 7065 4380 2 50 ~ 0
d1
Text Label 5245 4380 0 50 ~ 0
d0
Entry Wire Line
7970 4780 7870 4680
Entry Wire Line
4350 4780 4450 4680
Entry Wire Line
7970 4680 7870 4580
Text Label 5245 4580 0 50 ~ 0
a2
Text Label 7065 4580 2 50 ~ 0
a3
Text Label 5245 4680 0 50 ~ 0
a4
Text Label 7065 4680 2 50 ~ 0
a5
Text GLabel 2760 5480 0 50 Input ~ 0
A[1..23]
Text Label 2860 5480 0 50 ~ 0
a[1..23]
Entry Wire Line
4450 4580 4350 4680
Wire Wire Line
7870 4680 6905 4680
Wire Wire Line
4450 4680 5405 4680
Wire Bus Line
8070 5615 4185 5615
Connection ~ 4185 5615
Wire Wire Line
6905 4580 7870 4580
Wire Wire Line
6905 4380 7970 4380
Wire Wire Line
6905 4480 7970 4480
Wire Wire Line
4450 4580 5405 4580
Wire Bus Line
4350 5480 7970 5480
Connection ~ 4350 5480
Wire Bus Line
2760 5480 4350 5480
Wire Wire Line
5065 4780 5405 4780
Text GLabel 5065 4780 0 50 Input ~ 0
~CLKRD
Wire Wire Line
7315 4780 6905 4780
Text GLabel 7315 4780 2 50 Input ~ 0
~CLKWR
Wire Wire Line
5065 3980 5405 3980
Text GLabel 5065 3980 0 50 Input ~ 0
~CLKCS
Wire Bus Line
7970 4680 7970 5480
Wire Bus Line
4350 4680 4350 5480
Wire Bus Line
8070 4480 8070 5615
Wire Bus Line
4185 4480 4185 5615
Wire Bus Line
7890 1360 7890 3680
Wire Bus Line
4420 1360 4420 3780
Wire Bus Line
4870 1210 4870 3180
Wire Bus Line
7440 1210 7440 3180
$EndSCHEMATC

2
video.sch
View File

@@ -4,7 +4,7 @@ EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 4 13
Sheet 4 14
Title "Rämixx500"
Date "2019-04-14"
Rev "1git"