github.com/YosysHQ.nextpnr
1
0
Fork 0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-04-20 01:33:19 +00:00
Code Issues Releases Wiki Activity

xilinx: Stub predictDelay implementation

Browse Source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat
2026-03-04 11:28:10 +01:00
parent f177c39c0b
commit 8c40db213a
2 changed files with 10 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
himbaechel/uarch/xilinx/xilinx.cc
View File

@@ -647,6 +647,15 @@ delay_t XilinxImpl::estimateDelay(WireId src, WireId dst) const
return 800 + 50 * (std::abs(dy - sy) + std::abs(dx - sx));
}
delay_t XilinxImpl::predictDelay(BelId src_bel, IdString src_pin, BelId dst_bel, IdString dst_pin) const
{
int sx, sy, dx, dy;
tile_xy(ctx->chip_info, src_bel.tile, sx, sy);
tile_xy(ctx->chip_info, dst_bel.tile, dx, dy);
// TODO: improve sophistication here based on old nextpnr-xilinx code
return 500 + 50 * (std::abs(dy - sy) + std::abs(dx - sx));
}
BoundingBox XilinxImpl::getRouteBoundingBox(WireId src, WireId dst) const
{
int x0, y0, x1, y1;

1
himbaechel/uarch/xilinx/xilinx.h
View File

@@ -175,6 +175,7 @@ struct XilinxImpl : HimbaechelAPI
bool is_general_routing(WireId wire) const;
void find_source_sink_locs();
delay_t predictDelay(BelId src_bel, IdString src_pin, BelId dst_bel, IdString dst_pin) const override;
delay_t estimateDelay(WireId src, WireId dst) const override;
BoundingBox getRouteBoundingBox(WireId src, WireId dst) const override;