github.com/YosysHQ.nextpnr
1
0
Fork 0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-04-14 07:50:36 +00:00
Code Issues Releases Wiki Activity

interchange: Don't attempt to import instances as modules

Browse Source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat
2021-07-26 15:36:20 +01:00
parent 6be26fbde7
commit c74f0d3239
1 changed files with 0 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
fpga_interchange/fpga_interchange.cpp
View File

@@ -808,11 +808,6 @@ struct LogicalNetlistImpl
template <typename TFunc> void foreach_module(TFunc Func) const
{
for (const auto &cell_inst : root.getInstList()) {
ModuleReader module(this, cell_inst, /*is_top=*/false);
Func(strings.at(cell_inst.getName()), module);
}
auto top = root.getTopInst();
ModuleReader top_module(this, top, /*is_top=*/true);
Func(strings.at(top.getName()), top_module);