1
0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-03-05 02:55:01 +00:00

Commit Graph

  • 822b525035 placer1: During initial placement, don't rip-up strongly binded cells Sylvain Munaut 2018-11-26 11:03:57 +01:00
  • 024db62ef0 Update README.md David Shah 2018-11-26 09:47:16 +00:00
  • fe670cf3f6 clangformat David Shah 2018-11-26 09:37:39 +00:00
  • bbeab72ad9 Merge pull request #143 from daveshah1/ecp5_muxes David Shah 2018-11-26 09:37:18 +00:00
  • 22ac41d627 Merge pull request #138 from YosysHQ/refactor_log David Shah 2018-11-26 09:37:07 +00:00
  • 98858fe611 Merge pull request #139 from YosysHQ/fix_117 David Shah 2018-11-26 09:36:58 +00:00
  • eda77a5244 json: Remove superfluous floating node message David Shah 2018-11-26 09:36:43 +00:00
  • fe2fa0e3ed ice40: Improve PCF error handling David Shah 2018-11-26 09:34:28 +00:00
  • 2c6a2c40e1 Merge branch 'master' of github.com:YosysHQ/nextpnr David Shah 2018-11-26 09:23:31 +00:00
  • b035cb9fcf Add nonfatal error support and use for timing failures David Shah 2018-11-26 09:22:42 +00:00
  • ff978570b1 Merge pull request #146 from YosysHQ/fix_145 David Shah 2018-11-24 18:00:45 +00:00
  • 2951e37b45 ice40: Fix disconnection of PACKAGEPIN for PAD PLLs David Shah 2018-11-24 17:49:26 +00:00
  • 8bda861a71 Merge pull request #144 from bgamari/patch-1 David Shah 2018-11-22 21:56:30 +00:00
  • 7a61ffc3f4 docs/constraints: Fix typo Ben Gamari 2018-11-22 16:55:46 -05:00
  • 65a5d05952 python: Fixes to get net wires map working David Shah 2018-11-22 13:42:20 +00:00
  • e48c9e73e7 python: Add wrapper for vectors to allow Python access to net.users David Shah 2018-11-22 12:35:07 +00:00
  • 1731590160 Merge pull request #122 from YosysHQ/ecp5_timing David Shah 2018-11-22 11:55:25 +00:00
  • 48c793bd4d Merge pull request #140 from xobs/readme-ubuntu-boost-list David Shah 2018-11-22 08:52:30 +00:00
  • bfbea5bcb7 README: further specify required Boost packages for Ubuntu Sean Cross 2018-11-22 14:06:24 +08:00
  • 8471d4249c router1: Fix unrouted, undriven nets David Shah 2018-11-21 17:23:20 +00:00
  • 15d05296db Merge pull request #134 from YosysHQ/issue129 David Shah 2018-11-21 17:17:45 +00:00
  • 51d1363dfe Change the log level of some timing-related messages David Shah 2018-11-21 17:13:53 +00:00
  • b550791d92 Refactor log code and add log file support David Shah 2018-11-21 17:08:45 +00:00
  • 01377d3f87 Merge pull request #135 from smunaut/ice40_typo David Shah 2018-11-21 16:30:51 +00:00
  • fc015d28d3 Fix pip indexing, do not allow fabric to connect to CLK (only global network can) Eddie Hung 2018-11-20 17:41:46 -08:00
  • c3dc8696eb Fix getDelayFromNS() Eddie Hung 2018-11-20 15:00:09 -08:00
  • 9c5f4fb885 ice40/pll: Fix typo when testing for global port output net Sylvain Munaut 2018-11-20 23:53:08 +01:00
  • ab9cb99f52 Arch::getPipDelay() returns delay of dst wire; Arch::getWireDelay() to return nothing Eddie Hung 2018-11-20 14:52:01 -08:00
  • fa3e390e5f Add TODO Eddie Hung 2018-11-20 14:43:21 -08:00
  • 18cee5d279 More changes for upstream Eddie Hung 2018-11-20 14:26:29 -08:00
  • 75b48dfe1e Merge branch 'master' into xc7 Eddie Hung 2018-11-20 14:26:26 -08:00
  • 35b3aaf18f QUIET flag for cmake searches for boost python Eddie Hung 2018-11-20 10:41:24 -08:00
  • cf83d546f1 Merge pull request #133 from YosysHQ/yield_gui Serge Bazanski 2018-11-20 19:31:29 +01:00
  • b5d518583e Add missing router1 ctx->yield() calls Clifford Wolf 2018-11-20 18:58:15 +01:00
  • 343569105d Merge pull request #131 from smunaut/ice40_fixes David Shah 2018-11-20 10:11:32 +00:00
  • 0fb7735e45 Merge pull request #130 from smunaut/issue_127 David Shah 2018-11-20 10:11:21 +00:00
  • 04c5ed45bb Merge pull request #132 from maikmerten/master David Shah 2018-11-20 10:11:09 +00:00
  • e167043e73 add "randomize-seed" command-line option Maik Merten 2018-11-19 19:45:12 +01:00
  • d6fd0e7e5b common/placer1: In random pick, only use grid if there is more than 64 BELs Sylvain Munaut 2018-11-17 19:19:32 +01:00
  • e8556aff37 ice40: Add support for SB_RGBA_DRV Sylvain Munaut 2018-11-17 18:02:31 +01:00
  • de8de6304f ice40: Add global network output support for LFOSC/HFOSC Sylvain Munaut 2018-11-19 02:00:59 +01:00
  • 271cc7be11 ice40/pack: Add helper to constain cells that are unique in the FPGA Sylvain Munaut 2018-11-19 01:59:53 +01:00
  • 519d4e2af8 ice40: Add support for SB_GB_IO Sylvain Munaut 2018-11-17 13:04:14 +01:00
  • d8e4c21d96 ice40: Add support for PLL global outputs via PADIN Sylvain Munaut 2018-11-16 02:03:25 +01:00
  • bc9f2da470 ice40: Introduce the concept of forPadIn SB_GB Sylvain Munaut 2018-11-19 01:57:47 +01:00
  • 325d46e284 ice40/chipdb: Add wires to global network for all cells that can drive it Sylvain Munaut 2018-11-19 01:49:52 +01:00
  • 3f4dc7c80e ice40: Add GlobalNetowkrInfo in the chip database Sylvain Munaut 2018-11-16 00:04:55 +01:00
  • c219d8fe4d ice40: Fix BEL validity check for PLL vs SB_IO Sylvain Munaut 2018-11-18 19:21:41 +01:00
  • 9483a95a4a ice40: Improve the is_sb_pll40_XXX predicates collection Sylvain Munaut 2018-11-18 19:19:07 +01:00
  • f6d6022984 ice40: Fix PLLTYPE for SB_PLL40_2F_PAD Sylvain Munaut 2018-11-18 16:11:14 +01:00
  • ad23caef33 ice40/pll: Add proper support for PLLOUT_SELECT_xxx attributes Sylvain Munaut 2018-11-18 16:11:40 +01:00
  • 78f3c2c37d ice40: Make PLL default FEEDBACK_MODE to SIMPLE Sylvain Munaut 2018-11-16 23:35:13 +01:00
  • 35e9ec7737 ice40: Minor fix in predicate checking for logic port Sylvain Munaut 2018-11-18 19:16:08 +01:00
  • ac5d767d4f ice40/pack: Stop looking for BEL when we have one during PLL placement Sylvain Munaut 2018-11-16 22:55:31 +01:00
  • 5fb3353557 ice40/pack: Allow PLL to be constrained via 'BEL' attributes Sylvain Munaut 2018-11-16 22:55:57 +01:00
  • 8c69a3bba3 ice40/pack: Make sure we don't use a LOCKED bel when placing PLL Sylvain Munaut 2018-11-17 10:19:08 +01:00
  • b29165eeba ice40/arch: Add helper to check if a BEL is LOCKED or not Sylvain Munaut 2018-11-17 10:18:17 +01:00
  • 70e1fe423f ice40/chipdb: Fix LOCKED keyword support to include all packages Sylvain Munaut 2018-11-17 10:18:45 +01:00
  • 42fbb110fc ice40/bitstream: Handle IoCtrl.IE_ polarity when configuring unused SB_IO Sylvain Munaut 2018-11-16 22:53:53 +01:00
  • 76f575fb29 ecp5: Add support for LUT7 mux David Shah 2018-11-18 17:17:46 +00:00
  • 458aa20161 ecp5: More optimal LUT6 placement David Shah 2018-11-16 17:36:34 +00:00
  • 3ae8b86003 ecp5: Adding mux support up to LUT6 David Shah 2018-11-16 17:27:23 +00:00
  • 72b53016c0 timing: Improve crit path statistics David Shah 2018-11-16 16:24:06 +00:00
  • 1851ebb1c6 Merge pull request #124 from smunaut/ice40_warn_sbio_misuse David Shah 2018-11-16 15:56:45 +00:00
  • e1e8d8cd14 ice40: Add warning if an instanciated SB_IO has its PACKAGE_PIN used elsewhere Sylvain Munaut 2018-11-16 14:44:24 +01:00
  • af5c4d1b11 Merge pull request #123 from smunaut/ice40_fix_line_endings David Shah 2018-11-16 15:28:35 +00:00
  • 01950a2349 ice40/bitstream: Convert to UNIX line endings Sylvain Munaut 2018-11-16 16:24:56 +01:00
  • 94dc54f4fa ecp5: Add 10% safety margin to pip delays David Shah 2018-11-16 13:35:01 +00:00
  • 1ae722272a ecp5: clangformat timing changes David Shah 2018-11-16 13:27:03 +00:00
  • 50b85da619 ecp5: Use speed-grade-specific delay estimate David Shah 2018-11-16 13:18:22 +00:00
  • 13244e513b ecp5: Fix db import, improve timing data debugging David Shah 2018-11-16 12:59:27 +00:00
  • 19cc284b8c ecp5: Allow selection of device speed grade David Shah 2018-11-16 10:24:00 +00:00
  • ffe1166e33 ecp5: Post-rebase fix David Shah 2018-11-16 10:16:25 +00:00
  • 2024346f4d ecp5: Consider fanout when calculating pip delays David Shah 2018-11-15 19:10:31 +00:00
  • cc746d888b ecp5: Fix timing pip classes David Shah 2018-11-15 17:39:13 +00:00
  • 3ecd440748 ecp5: Use new timing data David Shah 2018-11-15 17:24:16 +00:00
  • 703ff2818f ecp5: Fix timing data import David Shah 2018-11-15 16:57:17 +00:00
  • 18813f2056 ecp5: Adding real timing data to database David Shah 2018-11-15 16:34:22 +00:00
  • 9c52afcf5f clangformat David Shah 2018-11-16 13:25:51 +00:00
  • 20aa0a0eed ice40: Remove unnecessary RAM assertion David Shah 2018-11-16 13:18:53 +00:00
  • cfaa6c0e5d Merge pull request #119 from cr1901/win-fix David Shah 2018-11-16 10:00:13 +00:00
  • fe4f98f26f Merge pull request #118 from daveshah1/dcu David Shah 2018-11-16 09:58:34 +00:00
  • f07bd98d59 ecp5: Better use of Boost David Shah 2018-11-16 09:58:18 +00:00
  • 7e1df82462 ecp5: Regression fix & format David Shah 2018-11-15 11:54:28 +00:00
  • 91a0927196 ecp5: Support LOC attribute on DCUs David Shah 2018-11-11 15:50:56 +00:00
  • 01e0da16f0 ecp5: Add DCU availability check David Shah 2018-11-11 15:36:00 +00:00
  • 02736d0680 ecp5: Add timing info for SERDES David Shah 2018-11-11 10:46:07 +00:00
  • 084f9cf63f ecp5: DCU clocking fixes David Shah 2018-11-11 10:22:57 +00:00
  • 0eba7d9789 ecp5: EXTREFB fixes David Shah 2018-11-09 18:18:50 +00:00
  • bc022173f0 ecp5: clangformat David Shah 2018-11-09 15:17:37 +00:00
  • 36178a5713 ecp5: Trim IO connected to top level ports David Shah 2018-11-09 15:17:26 +00:00
  • e9fe444dc7 ecp5: Adding ancillary DCU bels David Shah 2018-11-07 20:44:43 +00:00
  • 37cbabecfb ecp5: remove debug and clangformat David Shah 2018-11-07 15:08:47 +00:00
  • c9d83ec08b dcu: Fix bitstream param handling David Shah 2018-11-07 14:55:35 +00:00
  • 4f8dfd8e1b ecp5: Prefer DCCs with dedicated routing when placing DCCs David Shah 2018-11-07 14:36:42 +00:00
  • c5a3571a06 ecp5: Working on DCU David Shah 2018-11-07 14:24:58 +00:00
  • 983903887d ecp5: DCU bitstream gen handling David Shah 2018-11-07 11:12:21 +00:00
  • cc9fb1497d ecp5: Groundwork for DCU support David Shah 2018-11-07 11:00:57 +00:00
  • 9472b6d78f Merge pull request #103 from YosysHQ/timingapi David Shah 2018-11-15 11:26:08 +00:00
  • 9f9b242cf0 docs: Add documentation on constraints support David Shah 2018-11-15 11:25:26 +00:00