github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-05 16:24:43 +00:00
Code Issues Releases Wiki Activity

Merge pull request #999 from jakobwenzel/setundefInitFix

Browse Source 
initialize more registers in setundef -init
This commit is contained in:
Clifford Wolf
2019-06-05 09:50:15 +02:00
committed by GitHub
parent 4190d7c094 f06cb75b93
commit 00d32eb73d
1 changed files with 20 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
passes/cmds/setundef.cc
View File

@@ -404,22 +404,29 @@ struct SetundefPass : public Pass {
initwires.insert(wire);
}
for (int wire_types = 0; wire_types < 2; wire_types++)
for (auto wire : module->wires())
{
if (wire->name[0] == (wire_types ? '\\' : '$'))
next_wire:
continue;
for (int wire_types = 0; wire_types < 2; wire_types++) {
pool<SigBit> ffbitsToErase;
for (auto wire : module->wires()) {
if (wire->name[0] == (wire_types ? '\\' : '$')) {
next_wire:
continue;
}
for (auto bit : sigmap(wire))
if (!ffbits.count(bit))
goto next_wire;
for (auto bit : sigmap(wire))
if (!ffbits.count(bit)) {
goto next_wire;
}
for (auto bit : sigmap(wire))
ffbits.erase(bit);
for (auto bit : sigmap(wire)) {
ffbitsToErase.insert(bit);
}
initwires.insert(wire);
}
initwires.insert(wire);
}
for (const auto &bit : ffbitsToErase) {
ffbits.erase(bit);
}
}
for (auto wire : initwires)
{