github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 23:21:07 +00:00
Code Issues Releases Wiki Activity

Merge pull request #5393 from sifferman/ifdef_tran

Browse Source 
Added ifndef SIMLIB_NOCONNECT
This commit is contained in:
Jannis Harder
2025-10-01 21:05:44 +02:00
committed by GitHub
parent 2872847ea5 d5beb65d30
commit 058766da22
1 changed files with 11 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
techlibs/common/simlib.v
View File

@@ -31,6 +31,14 @@
*
*/
// If using Verilator, define SIMLIB_VERILATOR_COMPAT
`ifdef SIMLIB_VERILATOR_COMPAT
/* verilator lint_save */
/* verilator lint_off DEFOVERRIDE */
`define SIMLIB_NOCONNECT
/* verilator lint_restore */
`endif
// --------------------------------------------------------
//* ver 2
//* title Bit-wise inverter
@@ -3219,6 +3227,8 @@ endmodule
// --------------------------------------------------------
//* group wire
`ifndef SIMLIB_NOCONNECT
module \$connect (A, B);
parameter WIDTH = 0;
@@ -3230,6 +3240,7 @@ tran connect[WIDTH-1:0] (A, B);
endmodule
`endif
// --------------------------------------------------------
//* group wire
module \$input_port (Y);