github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-22 21:40:08 +00:00
Code Issues Releases Wiki Activity

synth_ice40: always read abc9 model to understand port direction

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-11 12:25:37 +01:00
parent 5b6b11dd44
commit 07628a4042
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ice40/synth_ice40.cc
View File

@@ -380,6 +380,7 @@ struct SynthIce40Pass : public ScriptPass
run("techmap");
else {
run("ice40_wrapcarry");
run("read_verilog " + define + " -icells -lib -specify +/ice40/abc9_model.v");
run("techmap -map +/techmap.v -map +/ice40/arith_map.v");
}
run("opt -fast");
@@ -416,7 +417,6 @@ struct SynthIce40Pass : public ScriptPass
}
if (!noabc) {
if (abc9) {
run("read_verilog " + define + " -icells -lib -specify +/ice40/abc9_model.v");
std::string abc9_opts;
std::string k = "synth_ice40.abc9.W";
if (active_design && active_design->scratchpad.count(k))