github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-14 04:04:02 +00:00
Code Issues Releases Wiki Activity

Uncomment IS_C_INVERTED parameter

Browse Source
This commit is contained in:
Eddie Hung
2019-07-10 16:23:15 -07:00
parent 838ae1a14c
commit 0ab8f28bc7
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/abc_ff.v
View File

@@ -26,7 +26,7 @@ endmodule
(* abc_box_id = 8, lib_whitebox, abc_flop = "FDRE,D,Q,\\$pastQ" *)
module \$__ABC_FDRE (output Q, input C, CE, D, R, \$pastQ );
parameter [0:0] INIT = 1'b0;
//parameter [0:0] IS_C_INVERTED = 1'b0;
parameter [0:0] IS_C_INVERTED = 1'b0;
parameter [0:0] IS_D_INVERTED = 1'b0;
parameter [0:0] IS_R_INVERTED = 1'b0;
assign Q = (R ^ IS_R_INVERTED) ? 1'b0 : (CE ? (D ^ IS_D_INVERTED) : \$pastQ );