github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-26 04:11:35 +00:00
Code Issues Releases Wiki Activity

Forgot to remove from main list

Browse Source
This commit is contained in:
Miodrag Milanovic
2021-10-20 12:37:22 +02:00
parent 17269ae59b
commit 150ce305f9
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Makefile
View File

@@ -500,7 +500,7 @@ endif
ifeq ($(ENABLE_VERIFIC),1)
VERIFIC_DIR ?= /usr/local/src/verific_lib
VERIFIC_COMPONENTS ?= verilog vhdl database util containers hier_tree
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree
ifneq ($(DISABLE_VERIFIC_VHDL),1)
VERIFIC_COMPONENTS += vhdl
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT