github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-10 20:54:30 +00:00
Code Issues Releases Wiki Activity

Fix missing newline at end of file

Browse Source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf
2019-08-22 18:09:37 +02:00
parent 2c8c8b3c74
commit 151db528e4
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/anlogic/arith_map.v
View File

@@ -81,4 +81,4 @@ module _80_anlogic_alu (A, B, CI, BI, X, Y, CO);
/* End implementation */
assign X = AA ^ BB;
endmodule
endmodule