github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-05 14:14:58 +00:00
Code Issues Releases Wiki Activity

Merge pull request #936 from YosysHQ/README-fix-quotes

Browse Source 
README: fix some incorrect quoting
This commit is contained in:
Eddie Hung
2019-04-15 12:22:05 -07:00
committed by GitHub
parent db1a5ec6a2 6323e73cc9
commit 18a4045858
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@@ -312,10 +312,10 @@ Verilog Attributes and non-standard features
passes to identify input and output ports of cells. The Verilog backend
also does not output blackbox modules on default.
- The ``dynports'' attribute is used by the Verilog front-end to mark modules
- The ``dynports`` attribute is used by the Verilog front-end to mark modules
that have ports with a width that depends on a parameter.
- The ``hdlname'' attribute is used by some passes to document the original
- The ``hdlname`` attribute is used by some passes to document the original
(HDL) name of a module when renaming a module.
- The ``keep`` attribute on cells and wires is used to mark objects that should