github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-28 21:11:14 +00:00
Code Issues Releases Wiki Activity

analogdevices: LUT RAM only on positive edge

Browse Source
This commit is contained in:
Lofty
2025-10-18 12:11:18 +01:00
parent 6554a34ccf
commit 201b9f1cbb
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/analogdevices/lutrams.txt
View File

@@ -13,7 +13,7 @@ ram distributed $__ANALOGDEVICES_LUTRAM_SP_ {
init no_undef;
prune_rom;
port arsw "RW" {
clock anyedge;
clock posedge;
}
}