github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-05 00:04:48 +00:00
Code Issues Releases Wiki Activity

Guard vhdl_file::UNDEFINED behind VERIFIC_VHDL_SUPPORT.

Browse Source 
Signed-off-by: Sean Luchen <seanluchen@google.com>
This commit is contained in:
Sean Luchen
2026-02-02 15:26:03 -08:00
parent 414b1b6019
commit 224549fb88
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verific/verific.cc
View File

@@ -3701,7 +3701,9 @@ struct VerificPass : public Pass {
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;
#ifdef VERIFIC_VHDL_SUPPORT
unsigned vhdl_mode = vhdl_file::UNDEFINED;
#endif
bool is_formal = false;
const char* filename = nullptr;