github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-06 00:34:43 +00:00
Code Issues Releases Wiki Activity

Merge pull request #3854 from povik/abits-wide_log2-assert

Browse Source
This commit is contained in:
N. Engelhardt
2023-07-24 16:20:51 +02:00
committed by GitHub
parent c7670b36d4 6a553568c5
commit 2bc0d86de7
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/mem.cc
View File

@@ -451,6 +451,7 @@ void Mem::check() {
log_assert(GetSize(port.en) == 1);
log_assert(GetSize(port.arst) == 1);
log_assert(GetSize(port.srst) == 1);
log_assert(GetSize(port.addr) >= port.wide_log2);
log_assert(GetSize(port.data) == (width << port.wide_log2));
log_assert(GetSize(port.init_value) == (width << port.wide_log2));
log_assert(GetSize(port.arst_value) == (width << port.wide_log2));
@@ -484,6 +485,7 @@ void Mem::check() {
log_assert(GetSize(port.clk) == 1);
log_assert(GetSize(port.en) == (width << port.wide_log2));
log_assert(GetSize(port.data) == (width << port.wide_log2));
log_assert(GetSize(port.addr) >= port.wide_log2);
for (int j = 0; j < port.wide_log2; j++) {
log_assert(port.addr[j] == State::S0);
}