github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-31 14:12:20 +00:00
Code Issues Releases Wiki Activity

Merge pull request #1667 from YosysHQ/clifford/verificnand

Browse Source 
Add Verific support for OPER_REDUCE_NAND
This commit is contained in:
Claire Wolf
2020-01-30 19:55:53 +01:00
committed by GitHub
parent 60876ce183 23c44afaed
commit 2ce7a0d369
1 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
frontends/verific/verific.cc
View File

@@ -539,6 +539,14 @@ bool VerificImporter::import_netlist_instance_cells(Instance *inst, RTLIL::IdStr
return true;
}
if (inst->Type() == OPER_REDUCE_NAND) {
Wire *tmp = module->addWire(NEW_ID);
cell = module->addReduceAnd(inst_name, IN, tmp, SIGNED);
module->addNot(NEW_ID, tmp, net_map_at(inst->GetOutput()));
import_attributes(cell->attributes, inst);
return true;
}
if (inst->Type() == OPER_REDUCE_OR) {
cell = module->addReduceOr(inst_name, IN, net_map_at(inst->GetOutput()), SIGNED);
import_attributes(cell->attributes, inst);