test: add failing test
This commit is contained in:
5
tests/verilog/upto.ys
Normal file
5
tests/verilog/upto.ys
Normal file
@@ -0,0 +1,5 @@
|
||||
read_verilog <<EOT
|
||||
module top(input [-128:-65] a);
|
||||
endmodule
|
||||
EOT
|
||||
dump
|
||||
Reference in New Issue
Block a user