github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-23 11:08:47 +00:00
Code Issues Releases Wiki Activity

test: add failing test

Browse Source
This commit is contained in:
Eddie Hung 2020-05-04 12:18:02 -07:00
parent 584780d776
commit 2e911bc806
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
tests/verilog/upto.ys Normal file
View File

@ -0,0 +1,5 @@
read_verilog <<EOT
module top(input [-128:-65] a);
endmodule
EOT
dump