github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-29 05:21:15 +00:00
Code Issues Releases Wiki Activity

Merge pull request #2178 from boqwxp/design-select

Browse Source 
rtlil: Add `Design::select()` for selecting whole modules
This commit is contained in:
whitequark
2020-06-19 19:57:25 +00:00
committed by GitHub
parent d5d0cc88d2 3ccdab940c
commit 338ecbe02f
1 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/rtlil.h
View File

@@ -1061,6 +1061,13 @@ struct RTLIL::Design
return selected_member(module->name, member->name);
}
template<typename T1> void select(T1 *module) {
if (selection_stack.size() > 0) {
RTLIL::Selection &sel = selection_stack.back();
sel.select(module);
}
}
template<typename T1, typename T2> void select(T1 *module, T2 *member) {
if (selection_stack.size() > 0) {
RTLIL::Selection &sel = selection_stack.back();