github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-27 10:41:08 +00:00
Code Issues Releases Wiki Activity

opt_expr: fix invert_map

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-13 12:18:48 +01:00
parent aee094e3c4
commit 3502a51598
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
passes/opt/opt_expr.cc
View File

@@ -401,7 +401,8 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
auto dirty_cells = module->dirty_cells(timestamp);
for (auto cell : dirty_cells) {
// TODO this could be cheaper
for (auto cell : module->cells()) {
if (design->selected(module, cell) && cell->type[0] == '$') {
if (cell->type.in(ID($_NOT_), ID($not), ID($logic_not)) &&
GetSize(cell->getPort(ID::A)) == 1 && GetSize(cell->getPort(ID::Y)) == 1)