github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-15 20:46:01 +00:00
Code Issues Releases Wiki Activity

Fixed typo in last commit

Browse Source
This commit is contained in:
Andrew Zonenberg
2017-08-07 20:20:17 -07:00
parent 4da1a327c0
commit 3618ca2218
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/greenpak4/cells_sim_digital.v
View File

@@ -119,7 +119,7 @@ module GP_COUNT14_ADV(input CLK, input RST, output reg OUT,
//Combinatorially output underflow flag whenever we wrap low
always @(*) begin
if(UP)
OUT <= (count == 14'h4000);
OUT <= (count == 14'h3fff);
else
OUT <= (count == 14'h0);
POUT <= count[7:0];
@@ -144,7 +144,7 @@ module GP_COUNT14_ADV(input CLK, input RST, output reg OUT,
//Wrapping
if(count == 0 && !UP)
count <= COUNT_TO;
if(count == 14'h4000 && UP)
if(count == 14'h3fff && UP)
count <= COUNT_TO;
//Resets
@@ -172,7 +172,7 @@ module GP_COUNT14_ADV(input CLK, input RST, output reg OUT,
//Wrapping
if(count == 0 && !UP)
count <= COUNT_TO;
if(count == 14'h4000 && UP)
if(count == 14'h3fff && UP)
count <= COUNT_TO;
//Resets