github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 20:02:10 +00:00
Code Issues Releases Wiki Activity

another typo

Browse Source
This commit is contained in:
C77874
2024-07-04 10:33:59 -07:00
parent 6b80e02d62
commit 5ba06fd947
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/microchip/tests/mac/mac.ys
View File

@@ -18,7 +18,7 @@
read_verilog mac.v
# run the synth flow, specifies top module and additional parameters
synticrochip -top mac -abc9 -family polarfire -noiopad
synth_microchip -top mac -abc9 -family polarfire -noiopad
# write final outputfile
write_verilog -noexpr mac.vm